

EIC 3600

Dialog Search

Set	Items	Description
S1	14	AU=(FLITCROFT, D? OR FLITCROFT D?)
S2	0	AU=ODONNELL, G?
S3	10	AU=ODONNELL G?
S4	10	S2 OR S3
S5	0	AU=O'DONNELL, G?
S6	20	AU=O'DONNELL G?
S7	20	S5 OR S6
S8	23	S4 OR S7
S9	8	S1 AND S8

File 350:Derwent WPIX 1963-2006/UD,UM &UP=200616
(c) 2006 Thomson Derwent

File 344:Chinese Patents Abs Jan 1985-2006/Jan
(c) 2006 European Patent Office

File 347:JAPIO Nov 1976-2005/Nov(Updated 060302)
(c) 2006 JPO & JAPIO

File 348:EUROPEAN PATENTS 1978-2006/Feb W04
(c) 2006 European Patent Office

File 349:PCT FULLTEXT 1979-2006/UB=20060302,UT=20060223
(c) 2006 WIPO/Univentio

*all 8
by your
inventors*

JMB

08-Mar-06

9/5/1 (Item 1 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

015053483 **Image available**

WPI Acc No: 2003-113999/200311

XRPX Acc No: N03-090704

Limited use credit card number validity controlling method for financial transaction system, involves establishing limitations on use of card number by third party

Patent Assignee: ORBIS PATENTS LTD (ORBI-N)

Inventor: **FLITCROFT D I ; O'DONNELL G**

Number of Countries: 026 Number of Patents: 001

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 1265200	A1	20021211	EP 200212258	A	20020604	200311 B

Priority Applications (No Type Date): US 2001295020 P 20010604

Patent Details:

Patent No	Kind	Lan Pg	Main IPC	Filing Notes
EP 1265200	A1	E	52 G07F-007/08	

Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT
LI LT LU LV MC MK NL PT RO SE SI TR

Abstract (Basic): EP 1265200 A1

NOVELTY - Limitations are established by an issuer on the use of the limited use credit card number by a third party, before usage of the card in a transaction. The transactions that meet the established limitations are authorized and other transactions are denied.

USE - For financial transaction system.

ADVANTAGE - Reduces potential of credit card number misuse and eliminates skimming fraud, by establishing limitations on the usage of the limited use credit card number.

DESCRIPTION OF DRAWING(S) - The figure illustrates limitations placed on configurable plastic payment card.

pp; 52 DwgNo 17/17

Title Terms: LIMIT; CREDIT; CARD; NUMBER; VALID; CONTROL; METHOD; FINANCIAL
; TRANSACTION; SYSTEM; ESTABLISH; LIMIT; CARD; NUMBER; THIRD; PARTY

Derwent Class: T01; T05

International Patent Class (Main): G07F-007/08

International Patent Class (Additional): G07F-007/10; G07F-019/00

File Segment: EPI

9/5/2 (Item 2 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

014988294 **Image available**

WPI Acc No: 2003-048809/200305

XRPX Acc No: N03-038481

Business-to-business commerce transactions for purchasing/credit card payments, comprising capturing purchase order information and requesting/generating a CPN that is linked to it

Patent Assignee: ORBIS PATENTS LTD (ORBI-N)

Inventor: CARROLL J; **FLITCROFT D I ; LANFORD C ; O'DONNELL G ; LANGFORD C**

Number of Countries: 027 Number of Patents: 002

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 1265202	A1	20021211	EP 200212259	A	20020604	200305 B

US 20030018567 A1 20030123 US 2001294974 P 20010604 200310
US 2001295019 P 20010604
US 2002160190 A 20020604

Priority Applications (No Type Date): US 2001295019 P 20010604; US
2001294974 P 20010604; US 2002160190 A 20020604

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

EP 1265202 A1 E 33 G07F-019/00

Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT
LI LT LU LV MC MK NL PT RO SE SI TR

US 20030018567 A1 G06F-017/60 Provisional application US 2001294974

Provisional application US 2001295019

Abstract (Basic): EP 1265202 A1

NOVELTY - A method of conducting business-to-business commerce
using controlled payment numbers (CPNs), comprising the steps of:

Capturing relevant purchase order information (includes quantity;
description; product codes; price; tax; and a general ledger cost code
or codes to which the goods or services, which are to be purchased, are
collected) before initiating a purchase of a product, where the
relevant purchase order information includes user defined line item
detail of a purchase; requesting issuance of a CPN by a user;
generating a CPN in response to the request; and linking the relevant
purchase order information to a CPN at the time of a CPN request and
generation, where the relevant purchase order information is linked to
the CPN regardless of whether a merchant receives or relays the
relevant purchase order information

DETAILED DESCRIPTION - AN INDEPENDENT CLAIM is also included for a
computer program.

USE - Business-to-business commerce transactions where an effort is
made to ensure that a proper audit trail exists for all transactions,
accounting protocols require a clear, unambiguous reconciliation of
purchase order, invoice and payment data. Credit card companies must
meet these requirements that use four main types of information created
in a purchase/credit card payment cycle and that are of significance to
a business. They are: purchase information, purchase reference number,
payment number and payment information.

ADVANTAGE - Enables business-to-business transactions using
financial transaction numbers (e.g. specifically Controlled Payment
Numbers (CPNs)) as accounting tools. Provides deferred payment
scheduling and a declining balance card on a business-to-business
level.

DESCRIPTION OF DRAWING(S) - The diagram illustrates that a purchase
reference number is stored with Controlled Payment Number (CPN)
software.

pp; 33 DwgNo 3/12

Title Terms: BUSINESS; BUSINESS; TRANSACTION; PURCHASE; CREDIT; CARD;

COMPRISE; CAPTURE; PURCHASE; ORDER; INFORMATION; REQUEST; GENERATE; LINK

Derwent Class: T01; T05

International Patent Class (Main): G06F-017/60; G07F-019/00

International Patent Class (Additional): G06F-017/60

File Segment: EPI

9/5/3 (Item 3 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

013653305 **Image available**

WPI Acc No: 2001-137517/200114
 Related WPI Acc No: 1999-601237; 2000-672458
 XRPX Acc No: N01-100193

Personal payment number format for on-line fund transfer, has bank and personal payment numbers to identify bank to which fund is to be transferred and account to which only funds are sent and not drawn

Patent Assignee: ORBIS PATENTS LTD (ORBI-N)

Inventor: **FLITCROFT D I ; O'DONNELL G ; O'DONNELL G**

Number of Countries: 091 Number of Patents: 009

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 200062259	A1	20001019	WO 2000IE44	A	20000413	200114 B
AU 200038334	A	20001114	AU 200038334	A	20000413	200114
BR 200009714	A	20020108	BR 20009714	A	20000413	200208
			WO 2000IE44	A	20000413	
EP 1179206	A1	20020213	EP 2000917248	A	20000413	200219
			WO 2000IE44	A	20000413	
KR 2001110740	A	20011213	KR 2001712995	A	20011012	200237
CN 1355910	A	20020626	CN 2000808858	A	20000413	200263
NZ 514454	A	20021122	NZ 514454	A	20000413	200301
			WO 2000IE44	A	20000413	
JP 2002541601	W	20021203	JP 2000611252	A	20000413	200309
			WO 2000IE44	A	20000413	
ZA 200107952	A	20030226	ZA 20017952	A	20010927	200321

Priority Applications (No Type Date): US 99129033 P 19990413

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

WO 200062259 A1 E 37 G07F-007/00

Designated States (National): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN
 CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP
 KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE
 SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR
 IE IT KE LS LU MC MW NL OA PT SD SE SL SZ TZ UG ZW

AU 200038334 A G07F-007/00 Based on patent WO 200062259

BR 200009714 A G07F-007/00 Based on patent WO 200062259

EP 1179206 A1 E G07F-007/00 Based on patent WO 200062259

Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT
 LI LT LU LV MC MK NL PT RO SE SI

KR 2001110740 A G06F-017/60

CN 1355910 A G07F-007/00

NZ 514454 A G07F-007/00

JP 2002541601 W 36 G06F-017/60 Based on patent WO 200062259

ZA 200107952 A 44 G07F-000/00

Abstract (Basic): WO 200062259 A1

NOVELTY - A routing information with bank identification number (BIN), directs financial transaction information via computer network to a particular institution indicated by the BIN. The user's unique identification number in the PPN with the particular bank, identifies the account into which only funds are transferred and not drawn. The PPN format is framed identical or distinct from standard credit card formats.

DETAILED DESCRIPTION - INDEPENDENT CLAIMS are also included for the following:

(a) personal payment number processing system;

(b) personal payment number processing method

USE - For fund transfer between individuals and/or business installation for on-line transaction, on-line auction, other service acquisition such as web page design, accounting, clerical, programming.

ADVANTAGE - Fraudulent misuse of account is reduced by using bank identification number for identifying bank and personal payment numbers for identifying account and transferring funds only to the account and not drawing fund from the account.

DESCRIPTION OF DRAWING(S) - The figure shows high level form, operation of central processing station.

pp; 37 DwgNo 3/3

Title Terms: PERSON; PAY; NUMBER; FORMAT; LINE; FUND; TRANSFER; BANK; PERSON; PAY; NUMBER; IDENTIFY; BANK; FUND; TRANSFER; ACCOUNT; FUND; SEND; DRAW

Derwent Class: T01; T05

International Patent Class (Main): G06F-017/60; G07F-000/00; G07F-007/00

International Patent Class (Additional): G07D-009/00; G07F-019/00

File Segment: EPI

9/5/4 (Item 4 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

013500517 **Image available**

WPI Acc No: 2000-672458/200065

Related WPI Acc No: 1999-601237; 2001-137517

XRPX Acc No: N00-498580

Limited use credit card number validity control in financial transaction system, by validating credit card number, to have associated limited use properties, after communicating with limited use card number issuer

Patent Assignee: ORBIS PATENTS LTD (ORBI-N)

Inventor: FLITCROFT D I ; O'DONNELL G ; O'DONNELL G

Number of Countries: 091 Number of Patents: 012

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week	
WO 200049586	A1	20000824	WO 2000IE25	A	20000218	200065	B
AU 200025694	A	20000904	AU 200025694	A	20000218	200103	
EP 1153375	A1	20011114	EP 2000903945	A	20000218	200175	
			WO 2000IE25	A	20000218		
NO 200103897	A	20011016	WO 2000IE25	A	20000218	200175	
			NO 20013897	A	20010810		
KR 2001102261	A	20011115	KR 2001710542	A	20010818	200231	
BR 200008315	A	20020618	BR 20008315	A	20000218	200249	
			WO 2000IE25	A	20000218		
CN 1347540	A	20020501	CN 2000806397	A	20000218	200252	
ZA 200106639	A	20021030	ZA 20016639	A	20010813	200282	
JP 2002537619	W	20021105	JP 2000600250	A	20000218	200304	
			WO 2000IE25	A	20000218		
EP 1153375	B1	20030115	EP 2000903945	A	20000218	200306	
			WO 2000IE25	A	20000218		
DE 60001216	E	20030220	DE 601216	A	20000218	200322	
			EP 2000903945	A	20000218		
			WO 2000IE25	A	20000218		
ES 2191608	T3	20030916	EP 2000903945	A	20000218	200368	

Priority Applications (No Type Date): US 99147153 P 19990804; US 99120747 P 19990218; US 99129033 P 19990413; US 99134027 P 19990513; US 99144875 P 19990720

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

WO 200049586 A1 E 91 G07F-007/10

Designated States (National): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP

KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE
 SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW
 Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR
 IE IT KE LS LU MC MW NL OA PT SD SE SL SZ TZ UG ZW
 AU 200025694 A G07F-007/10 Based on patent WO 200049586
 EP 1153375 A1 E G07F-007/10 Based on patent WO 200049586
 Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT
 LI LT LU LV MC MK NL PT RO SE SI
 NO 200103897 A G07F-000/00
 KR 2001102261 A G06F-017/60
 BR 200008315 A G07F-007/10 Based on patent WO 200049586
 CN 1347540 A G07F-007/10
 ZA 200106639 A 100 G07F-000/00
 JP 2002537619 W 95 G06F-017/60 Based on patent WO 200049586
 EP 1153375 B1 E G07F-007/10 Based on patent WO 200049586
 Designated States (Regional): AT BE CH CY DE DK ES FI FR GB GR IE IT LI
 LU MC NL PT SE
 DE 60001216 E G07F-007/10 Based on patent EP 1153375
 Based on patent WO 200049586
 ES 2191608 T3 G07F-007/10 Based on patent EP 1153375

Abstract (Basic): WO 200049586 A1

NOVELTY - A limited use credit card number not yet activated is sent to customer. The acknowledgement of card delivery is received from customer. The customer and card issuer are communicated before using the card for transaction to activate the card. The card number is validated to have associated limited use properties.

DETAILED DESCRIPTION - The limited use credit card number is validated to have associated limited use properties such as specific time period, specific merchant, specific group of merchants, specific type of transaction and specific number of transactions. The credit card number is validated by activating validity limited credit card software using user identification to identify the user by card issuer. The validation of card is requested for a merchant as identified by merchant identification number. An option is provided for the user to specify additional limitations other than specific merchant limitations. The limited use credit card number is deactivated, by the card issuer when the user triggered condition is present.

USE - For controlling limited use credit card number in financial transaction system in credit card companies and financial institution.

ADVANTAGE - Enables providing more secure way of using existing credit cards, without any modifications to existing credit card systems. Offers user friendly credit card system and provides customers with greater confidence in security of system. Enables efficient credit card systems for face to face transactions using simple technique.

DESCRIPTION OF DRAWING(S) - The figure shows the flow chart explaining credit card number validity controlling method.

pp; 91 DwgNo 9/16

Title Terms: LIMIT; CREDIT; CARD; NUMBER; VALID; CONTROL; FINANCIAL; TRANSACTION; SYSTEM; VALID; CREDIT; CARD; NUMBER; ASSOCIATE; LIMIT; PROPERTIES; AFTER; COMMUNICATE; LIMIT; CARD; NUMBER; ISSUE

Derwent Class: P76; T01; T05; W01

International Patent Class (Main): G06F-017/60; G07F-000/00; G07F-007/10

International Patent Class (Additional): B42D-015/10; G07F-007/08; G07F-019/00; G07G-001/12

File Segment: EPI; EngPI

9/5/5 (Item 5 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

012795007 **Image available**

WPI Acc No: 1999-601237/199951

Related WPI Acc No: 2000-672458; 2001-137517

XRPX Acc No: N99-443250

A credit card system used in retail electronic commerce involving 'card remote' transactions such as by telephone or the Internet

Patent Assignee: ORBIS PATENTS LTD (ORBI-N); FLITCROFT D I (FLIT-I);

O'DONNELL G (ODON-I)

Inventor: **FLITCROFT D I ; O'DONNELL G ; O'DONNELL G ; FLITCROFT I D**

Number of Countries: 086 Number of Patents: 032

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 9949424	A1	19990930	WO 99IE16	A	19990325	199951 B
AU 9930506	A	19991018	AU 9930506	A	19990325	200009
IE 81088	B3	20000308	IE 99239	A	19990325	200028
EP 1029311	A1	20000823	EP 99912017	A	19990325	200041
			WO 99IE16	A	19990325	
BR 9909065	A	20001205	BR 999065	A	19990325	200101
			WO 99IE16	A	19990325	
NO 200004657	A	20001116	WO 99IE16	A	19990325	200103
			NO 20004657	A	20000919	
IL 137456	A	20010319	IL 137456	A	19990325	200129
CZ 200003230	A3	20010516	WO 99IE16	A	19990325	200132
			CZ 20003230	A	19990325	
ES 2154625	T1	20010416	EP 99912017	A	19990325	200132
EP 1029311	B1	20010627	EP 99912017	A	19990325	200137
			WO 99IE16	A	19990325	
			EP 2001201056	A	19990325	
EP 1115095	A2	20010711	EP 99912017	A	19990325	200140
			EP 2001201056	A	19990325	
CN 1292131	A	20010418	CN 99803502	A	19990325	200141
DE 69900169	E	20010802	DE 99600169	A	19990325	200151
			EP 99912017	A	19990325	
			WO 99IE16	A	19990325	
KR 2001040411	A	20010515	KR 2000708124	A	20000726	200167
ZA 200004506	A	20011031	ZA 20004506	A	20000830	200173
CA 2322356	C	20011204	CA 2322356	A	19990325	200203
			WO 99IE16	A	19990325	
TW 440800	A	20010616	TW 99104706	A	19990625	200203
HU 200102408	A2	20011128	WO 99IE16	A	19990325	200209
			HU 20012408	A	19990325	
CA 2362033	A1	19990930	CA 2322356	A	19990325	200213
			CA 2362033	A	19990325	
AU 200197067	A	20020131	AU 9930506	A	19990325	200222 N
			AU 200197067	A	20011204	
JP 2002508550	W	20020319	WO 99IE16	A	19990325	200222
			JP 2000538322	A	19990325	
ES 2154625	T3	20020201	EP 99912017	A	19990325	200225
AU 748558	B	20020606	AU 9930506	A	19990325	200249
AU 753159	B	20021010	AU 9930506	A	19990325	200279 N
			AU 200197067	A	20011204	
NZ 506636	A	20021122	NZ 506636	A	19990325	200301
			WO 99IE16	A	19990325	
US 20030028481	A1	20030206	US 9892500	P	19980713	200313
			US 9898175	P	19980826	
			US 9899614	P	19980909	
			US 99235836	A	19990122	
			US 99120747	P	19990218	
			US 99134027	P	19990513	
			US 99144875	P	19990720	

			US 99147153	P	19990804	
			US 2000506830	A	20000218	
			US 2001295020	P	20010604	
			US 2002160178	A	20020604	
MX 2000009309	A1	20020301	WO 99IE16	A	19990325	200362
			MX 20009309	A	20000922	
US 6636833	B1	20031021	US 9892500	P	19980713	200370
			US 9898175	P	19980826	
			US 9899014	P	19980909	
			US 99235836	A	19990122	
KR 2003051863	A	20030625	KR 2003706895	A	20030522	200373
CA 2362033	C	20031230	CA 2322356	A	19990325	200404
			CA 2362033	A	19990325	
EP 1029311	B2	20050831	EP 99912017	A	19990325	200561
			WO 99IE16	A	19990325	
			EP 2001201056	A	20010321	
SG 115360	A	20051028	SG 2001718	A	19990325	200578

Priority Applications (No Type Date): US 99235836 A 19990122; IE 98223 A 19980325; IE 98346 A 19980507; IE 98458 A 19980615; US 9892500 P 19980713; US 9898175 P 19980826; US 9899614 P 19980909; AU 200197067 A 20011204

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
-----------	------	-----	----	----------	--------------

WO 9949424	A1	E	68	G07F-007/08	
------------	----	---	----	-------------	--

Designated States (National): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR IE IT KE LS LU MC MW NL OA PT SD SE SL SZ UG ZW

AU 9930506	A			G07F-007/08	Based on patent WO 9949424
------------	---	--	--	-------------	----------------------------

IE 81088	B3			G06K-019/67	
----------	----	--	--	-------------	--

EP 1029311	A1	E		G07F-007/08	Based on patent WO 9949424
------------	----	---	--	-------------	----------------------------

Designated States (Regional): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

BR 9909065	A			G07F-007/08	Based on patent WO 9949424
------------	---	--	--	-------------	----------------------------

NO 200004657	A			G07F-007/08	
--------------	---	--	--	-------------	--

IL 137456	A			G07F-007/08	
-----------	---	--	--	-------------	--

CZ 200003230	A3			G07F-007/08	Based on patent WO 9949424
--------------	----	--	--	-------------	----------------------------

ES 2154625	T1			G07F-007/08	Based on patent EP 1029311
------------	----	--	--	-------------	----------------------------

EP 1029311	B1	E		G07F-007/08	Related to application EP 2001201056 Based on patent WO 9949424
------------	----	---	--	-------------	--

Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT LI LT LU LV MC MK NL PT RO SE SI

EP 1115095	A2	E		G07F-007/10	Div ex application EP 99912017 Div ex patent EP 1029311
------------	----	---	--	-------------	--

Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT LI LT LU LV MC MK NL PT RO SE SI

CN 1292131	A			G07F-007/08	
------------	---	--	--	-------------	--

DE 69900169	E			G07F-007/08	Based on patent EP 1029311 Based on patent WO 9949424
-------------	---	--	--	-------------	--

KR 2001040411	A			G07F-007/08	
---------------	---	--	--	-------------	--

ZA 200004506	A		85	G07F-000/00	
--------------	---	--	----	-------------	--

CA 2322356	C	E		G07F-007/08	Based on patent WO 9949424
------------	---	---	--	-------------	----------------------------

TW 440800	A			G06K-009/00	
-----------	---	--	--	-------------	--

HU 200102408	A2			G07F-007/08	Based on patent WO 9949424
--------------	----	--	--	-------------	----------------------------

CA 2362033	A1	E		G07F-019/00	Div ex application CA 2322356
------------	----	---	--	-------------	-------------------------------

AU 200197067	A			G07F-007/08	Div ex application AU 9930506
--------------	---	--	--	-------------	-------------------------------

JP 2002508550	W		77	G06F-017/60	Based on patent WO 9949424
---------------	---	--	----	-------------	----------------------------

ES 2154625	T3			G07F-007/08	Based on patent EP 1029311
------------	----	--	--	-------------	----------------------------

AU 748558	B			G07F-007/08	Previous Publ. patent AU 9930506
-----------	---	--	--	-------------	----------------------------------

AU 753159	B	G07F-007/10	Based on patent WO 9949424 Div ex application AU 9930506 Previous Publ. patent AU 200197067 Div ex patent AU 748558
NZ 506636	A	G07F-007/08	Based on patent WO 9949424
US 20030028481	A1	G06F-017/60	Provisional application US 9892500 Provisional application US 9898175 Provisional application US 9899614 Cont of application US 99235836 Provisional application US 99120747 Provisional application US 99134027 Provisional application US 99144875 Provisional application US 99147153 Cont of application US 2000506830 Provisional application US 2001295020
MX 2000009309	A1	G07F-007/08	Based on patent WO 9949424
US 6636833	B1	G07F-007/08	Provisional application US 9892500 Provisional application US 9898175 Provisional application US 9899014
KR 2003051863	A	G07F-007/08	
CA 2362033	C E	G07F-019/00	Div ex application CA 2322356
EP 1029311	B2 E	G07F-007/08	Related to application EP 2001201056 Related to patent EP 1115095 Based on patent WO 9949424

Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT
LI LT LU LV MC MK NL PT RO SE SI
SG 115360 A G07F-007/10

Abstract (Basic): WO 9949424 A1

NOVELTY - Credit card numbers are allocated randomly from a pool of numbers associated with a master credit card number, to be limited-use credit card numbers (202, 204). A limited-use card is deactivated (208, 210) if one transaction has occurred (206) or if charges are accrued greater than a prescribed amount. The limited-use card number is encrypted before transmission to the user via a telecommunications system or on a card with an opaque or a scratch-off removable cover.

DETAILED DESCRIPTION - INDEPENDENT CLAIMS are also included for the following:

- (a) a method for managing a pool of credit card numbers;
- (b) a credit card system for performing a credit card transaction
- (c) and a method for performing a credit card transaction.

USE - The credit card system is used in retail electronic commerce involving 'card remote' transactions such as by telephone or the Internet.

ADVANTAGE - The system provides a more secure way of using credit cards particularly in remote credit card transactions. The master credit card number does not have to be revealed.

DESCRIPTION OF DRAWING(S) - The figure shows, in high level form, the operation of the limited-use credit card system.

pp; 68 DwgNo 1/9

Title Terms: CREDIT; CARD; SYSTEM; RETAIL; ELECTRONIC; CARD; REMOTE;
TRANSACTION; TELEPHONE

Derwent Class: T05

International Patent Class (Main): G06F-017/60; G06K-009/00; G06K-019/67;
G07F-000/00; G07F-007/08; G07F-007/10; G07F-019/00

International Patent Class (Additional): H04L-009/00

File Segment: EPI

9/5/6 (Item 1 from file: 349)

DIALOG(R)File 349:PCT FULLTEXT
(c) 2006 WIPO/Univentio. All rts. reserv.

00748833 **Image available**

**PERSON-TO-PERSON, PERSON-TO-BUSINESS, BUSINESS-TO-PERSON, AND
BUSINESS-TO-BUSINESS FINANCIAL TRANSACTION SYSTEM
SYSTEME DE TRANSACTIONS FINANCIERES DE PERSONNE A PERSONNE, DE PERSONNE A
ENTREPRISE ET D'ENTREPRISE A ENTREPRISE**

Patent Applicant/Assignee:

ORBIS PATENTS LIMITED, 181 Howth Road, Dublin 3, IE, IE (Residence), IE
(Nationality), (For all designated states except: US)

Patent Applicant/Inventor:

FLITCROFT Daniel Ian , 70 Lower Albert Road, Sandycove, County Dublin,
IE, IE (Residence), GB (Nationality), (Designated only for: US)

O'DONNELL Graham , 5 Lower Albert Road, Sandycove, Dun Laoghaire, County
Dublin, IE, IE (Residence), IE (Nationality), (Designated only for: US)

Legal Representative:

O'CONNOR Donal H, Cruickshank & Co., 1 Holles Street, Dublin 2, IE

Patent and Priority Information (Country, Number, Date):

Patent: WO 200062259 A1 20001019 (WO 0062259)

Application: WO 2000IE44 20000413 (PCT/WO IE0000044)

Priority Application: US 99129033 19990413

Designated States:

(Protection type is "patent" unless otherwise stated - for applications
prior to 2004)

AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DE (utility model)
DK DK (utility model) DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE
KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU
SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

(EP) AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

(OA) BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

(AP) GH GM KE LS MW SD SL SZ TZ UG ZW

(EA) AM AZ BY KG KZ MD RU TJ TM

Main International Patent Class (v7): G07F-007/00

International Patent Class (v7): G07F-019/00

Publication Language: English

Filing Language: English

Fulltext Availability:

Detailed Description

Claims

Fulltext Word Count: 8927

English Abstract

The delivery of a secure method and system of generating person to
person, business to business, business to person and person to business
transactions involving transfer of funds from one party (the purchaser)
to a second party (the vendor). This invention extends the functionality
of existing credit/debit cards and the associated infrastructure to
provide a secure global mechanism for individuals/businesses to receive
funds without revealing confidential information or having to become
credit/debit accepting merchants.

French Abstract

L'invention concerne un procede et un systeme proteges de generation de
transactions de personne a personne, d'entreprise a entreprise et
d'entreprise a personne, impliquant le transfert de fonds d'une partie
(l'acheteur) a une deuxieme partie (le vendeur). Le procede et systeme de
l'invention permettent d'etendre la fonctionnalite des cartes de
credit/debit existantes et l'infrastructure associee, de maniere qu'un
mecanisme global protege soit produit, permettant aux
individus/entreprises de recevoir des fonds sans qu'ils aient a reveler

des informations confidentielle ou sans qu'ils aient a se transformer en marchands acceptant le credit/debit.

Legal Status (Type, Date, Text)

Publication 20001019 A1 With international search report.

Examination 20001207 Request for preliminary examination prior to end of 19th month from priority date

9/5/7 (Item 2 from file: 349)

DIALOG(R)File 349:PCT FULLTEXT

(c) 2006 WIPO/Univentio. All rts. reserv.

00736248 **Image available**

CREDIT CARD SYSTEM AND METHOD

SYSTEME ET PROCEDE DE CARTE DE CREDIT

Patent Applicant/Assignee:

ORBIS PATENTS LIMITED, 181 Howth Road, Dublin 3, IE, IE (Residence), IE (Nationality), (For all designated states except: US)

Patent Applicant/Inventor:

FLITCROFT Daniel Ian , 70 Lower Albert Road, Sandycove, County Dublin, IE, IE (Residence), GB (Nationality), (Designated only for: US)

O'DONNELL Graham , 5 Lower Albert Road, Sandycove, Dun Laoghaire, County Dublin, IE, IE (Residence), IE (Nationality), (Designated only for: US)

Legal Representative:

O'CONNOR Donal H, Cruickshank & Co., 1 Holles Street, Dublin 2, IE

Patent and Priority Information (Country, Number, Date):

Patent: WO 200049586 A1 20000824 (WO 0049586)

Application: WO 2000IE25 20000218 (PCT/WO IE0000025)

Priority Application: US 99120747 19990218; US 99129033 19990413; US 99134027 19990513; US 99144875 19990720; US 99147153 19990804

Designated States:

(Protection type is "patent" unless otherwise stated - for applications prior to 2004)

AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DE (utility model)

DK DK (utility model) DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE

KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU

SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

(EP) AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

(OA) BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

(AP) GH GM KE LS MW SD SL SZ TZ UG ZW

(EA) AM AZ BY KG KZ MD RU TJ TM

Main International Patent Class (v7): G07F-007/10

International Patent Class (v7): G07F-019/00

Publication Language: English

Filing Language: English

Fulltext Availability:

Detailed Description

Claims

Fulltext Word Count: 25398

English Abstract

A credit card system is provided which has the added feature of providing additional limited use credit card numbers and/or cards. These numbers and/or cards can be used for a single or limited use transaction, thereby reducing the potential for fraudulent reuse of these numbers and/or cards. The credit card system finds application to "card remote" transactions such as by phone or Internet. Additionally, when a single use or limited use credit card is used for "card present" transactions, so called "skimming" fraud is eliminated. Various other features enhance the credit card system which will allow secure trade without the use of

elaborate encryption techniques. Methods for limiting, distributing and using a limited use card number, controlling the validity of a limited use credit card number, conducting a limited use credit card number transaction and providing remote access devices for accessing a limited use credit card number are also provided.

French Abstract

L'invention concerne un systeme de carte de credit presentant une caracteristique supplementaire d'addition de numeros de carte de credit et/ou de cartes, a usage limite. Ces numeros et/ou cartes peuvent etre utilises pour une transaction unique ou limitee, ce qui reduit ainsi la possibilite d'une reutilisation frauduleuse de ces numeros et/ou cartes. Ce systeme de carte de credit s'applique notamment a des transactions <=carte a distance>= telles que par telephone ou par l'Internet. De plus, lorsqu'une carte de credit a usage unique ou limite est utilisee pour des transactions <=carte presente>=, la fraude <=par copiage et reproduction de carte>=est eliminee. Diverses autres caracteristiques ameliorent le systeme de carte de credit, ce qui permet de securiser les echanges a l'aide de techniques de chiffrement elaborees. L'invention concerne encore des procedes de limitation, distribution et utilisation d'un numero de carte a usage limite, de controle de la validite d'un numero de carte de credit a usage limite, d'execution d'une transaction a l'aide d'un numero de carte de credit a usage limite, ainsi que de fourniture de dispositifs d'accès a distance, permettant l'accès a un numero de carte de credit a usage limite.

Legal Status (Type, Date, Text)

Publication 20000824 A1 With international search report.

Examination 20001207 Request for preliminary examination prior to end of 19th month from priority date

9/5/8 (Item 3 from file: 349)

DIALOG(R)File 349:PCT FULLTEXT

(c) 2006 WIPO/Univentio. All rts. reserv.

00518072 **Image available**

CREDIT CARD SYSTEM AND METHOD

SYSTEME ET PROCEDE DE CARTE DE CREDIT

Patent Applicant/Assignee:

ORBIS PATENTS LIMITED,
FLITCROFT Daniel Ian,
O'DONNELL Graham,

Inventor(s):

FLITCROFT Daniel Ian ,
O'DONNELL Graham

Patent and Priority Information (Country, Number, Date):

Patent: WO 9949424 A1 19990930

Application: WO 99IE16 19990325 (PCT/WO IE9900016)

Priority Application: IE 98223 19980325; IE 98346 19980507; IE 98458

19980615; US 9892500 19980713; US 9898175 19980826; US 9899614 19980909
; US 99235836 19990122

Designated States:

(Protection type is "patent" unless otherwise stated - for applications prior to 2004)

AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DE DK DK EE ES FI GB
GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK
MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN
YU ZA ZW GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE
CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN
GW ML MR NE SN TD TG

Main International Patent Class (v7): G07F-007/08

Publication Language: English

Fulltext Availability:

Detailed Description

Claims

Fulltext Word Count: 19126

English Abstract

A credit card system (100) is provided which has the added feature of providing additional limited-use credit card numbers (126) and/or cards. These numbers and/or cards can be used for a single transaction, thereby reducing the potential for fraudulent reuse of these numbers and/or cards. The credit card system finds application to "card remote" transactions such as by phone or Internet (112). Additionally, when a single use credit card is used for "card present" transactions, so called "skimming" fraud is eliminated. Various other features enhance the credit card system which will allow secure trade with the use of elaborate encryption techniques.

French Abstract

L'invention concerne un systeme (100) de carte de credit presentant une caracteristique supplementaire d'addition de numeros (126) de carte de credit et/ou de cartes a usage limite. Ces numeros et/ou cartes peuvent etre utilises pour une seule transaction reduisant ainsi le potentiel de reutilisation frauduleuse de ces numeros et/ou cartes. Le systeme de carte de credit trouve une application dans les transactions "carte a distance" telles que par telephone ou par l'internet (112). De plus, lorsqu'une carte de credit a usage unique est utilisee pour des transactions "carte presente", la fraude dite d'"ecremage" est eliminee. Diverses autres caracteristiques ameliorent le systeme de carte de credit, ce qui permet de securiser les echanges a l'aide de techniques de chiffrement elaborees.

Set	Items	Description
S1	14	AU=(FLITCROFT, D? OR FLITCROFT D?)
S2	0	AU=ODONNELL, G?
S3	10	AU=ODONNELL G?
S4	10	S2 OR S3
S5	0	AU=O'DONNELL, G?
S6	20	AU=O'DONNELL G?
S7	20	S5 OR S6
S8	23	S4 OR S7
S9	8	S1 AND S8
S10	29	S1 OR S8
S11	21	S10 NOT S9
S12	5	S11 AND IC=G06F?

File 350:Derwent WPIX 1963-2006/UD,UM &UP=200616
(c) 2006 Thomson Derwent

File 344:Chinese Patents Abs Jan 1985-2006/Jan
(c) 2006 European Patent Office

File 347:JAPIO Nov 1976-2005/Nov(Updated 060302)
(c) 2006 JPO & JAPIO

File 348:EUROPEAN PATENTS 1978-2006/Feb W04
(c) 2006 European Patent Office

File 349:PCT FULLTEXT 1979-2006/UB=20060302,UT=20060223
(c) 2006 WIPO/Univentio

12/5/1 (Item 1 from file: 350)
 DIALOG(R)File 350:Derwent WPIX
 (c) 2006 Thomson Derwent. All rts. reserv.

015985574 **Image available**
 WPI Acc No: 2004-143424/200414
 XRPX Acc No: N04-114325

Data processing system for financial transaction, has processor programmed to perform data processing operation to complete event that is represented as object with container enclosing masks at same level in flat structure

Patent Assignee: INFORMATION MOSAIC LTD (INFO-N); BYRNE J (BYRN-I);
 MCILHAGGA E (MCIL-I); O'DONNELL G (ODON-I)

Inventor: BYRNE J; MCILHAGGA E; O'DONNELL G ; O'DONNELL G

Number of Countries: 106 Number of Patents: 005

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 200410290	A2	20040129	WO 2003IE105	A	20030723	200414 B
AU 2003253231	A1	20040209	AU 2003253231	A	20030723	200450
EP 1523707	A2	20050420	EP 2003765261	A	20030723	200527
			WO 2003IE105	A	20030723	
US 20050132377	A1	20050616	WO 2003IE105	A	20030723	200540
			US 200537331	A	20050119	
IE 83928	B	20050629	IE 2003545	A	20030723	200544

Priority Applications (No Type Date): IE 2002612 A 20020724

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

WO 200410290 A2 E 15 G06F-009/40

Designated States (National): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA
 CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN
 IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO
 NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US
 UZ VC VN YU ZA ZM ZW

Designated States (Regional): AT BE BG CH CY CZ DE DK EA EE ES FI FR GB
 GH GM GR HU IE IT KE LS LU MC MW MZ NL OA PT RO SD SE SI SK SL SZ TR TZ
 UG ZM ZW

AU 2003253231 A1 G06F-009/40 Based on patent WO 200410290

EP 1523707 A2 E G06F-009/40 Based on patent WO 200410290

Designated States (Regional): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
 GR HU IE IT LI LT LU LV MC MK NL PT RO SE SI SK TR

US 20050132377 A1 G06F-009/46 Cont of application WO 2003IE105

IE 83928 B G06F-009/40

Abstract (Basic): WO 200410290 A2

NOVELTY - The system (1) has a processor programmed to perform data processing operation to complete an event. The event is represented as an object (2) that has a container (3) enclosing a series of masks (4) at a same level in a flat structure. Each mask has four binary bit flags, each switching on or off a pre-stored unit (5) of an executable

code for an asynchronous transaction.

DETAILED DESCRIPTION - An INDEPENDENT CLAIM is also included for an initialization method for a data processing system.

USE - Used for performing financial transaction.

ADVANTAGE - The system performance is excellent even for complex events because of the flat series mask sequence, hence avoids iterative loops between different code hierarchical levels. The overall system architecture is easy for system analysts to visualize and understand.

DESCRIPTION OF DRAWING(S) - The drawing shows a processing structure for a data processing system.

Data Processing System (1)

Object (2)
 Container (3)
 Mask (4)
 Pre-stored unit (5)
 pp; 15 DwgNo 1/3
 Title Terms: DATA; PROCESS; SYSTEM; FINANCIAL; TRANSACTION; PROCESSOR;
 PROGRAM; PERFORMANCE; DATA; PROCESS; OPERATE; COMPLETE; EVENT; REPRESENT;
 OBJECT; CONTAINER; ENCLOSE; MASK; LEVEL; FLAT; STRUCTURE
 Derwent Class: T01; T05
 International Patent Class (Main): G06F-009/40 ; G06F-009/46
 International Patent Class (Additional): G06F-017/60 ; G06F-019/00
 File Segment: EPI

12/5/2 (Item 2 from file: 350)

DIALOG(R)File 350:Derwent WPIX
 (c) 2006 Thomson Derwent. All rts. reserv.

012506425 **Image available**
 WPI Acc No: 1999-312530/199926
 XRPX Acc No: N99-233422

Remote terminal unit assembly

Patent Assignee: VISERGE LTD (VISE-N); KEARNEY A (KEAR-I); O'DONNELL G
 (ODON-I); SHEEHY M (SHEE-I)

Inventor: KEARNEY A; O'DONNELL G ; SHEEHY M; O'DONNELL G

Number of Countries: 083 Number of Patents: 008

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 9920075	A1	19990422	WO 98IE83	A	19981013	199926 B
IE 80817	B3	19990310	IE 98846	A	19981013	199926
AU 9895571	A	19990503	AU 9895571	A	19981013	199937
EP 1023816	A1	20000802	EP 98949210	A	19981013	200038
			WO 98IE83	A	19981013	
US 20030130748	A1	20030710	WO 98IE83	A	19981013	200347
			US 2000548661	A	20000413	
US 20050216107	A1	20050929	WO 98IE83	A	19981013	200564
			US 2000548661	A	20000413	
			US 2004947781	A	20040923	
EP 1023816	B1	20051221	EP 98949210	A	19981013	200604
			WO 98IE83	A	19981013	
DE 69832900	E	20060126	DE 98632900	A	19981013	200615
			EP 98949210	A	19981013	
			WO 98IE83	A	19981013	

Priority Applications (No Type Date): IE 97741 A 19971013

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

WO 9920075 A1 E 22 H04Q-009/00

Designated States (National): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU
 CZ DE DK EE ES FI GB GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR
 LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM
 TR TT UA UG US UZ VN YU ZW

Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR
 IE IT KE LS LU MC MW NL OA PT SD SE SZ UG ZW

IE 80817 B3 G05B-015/00

AU 9895571 A H04Q-009/00 Based on patent WO 9920075

EP 1023816 A1 E H04Q-009/00 Based on patent WO 9920075

Designated States (Regional): AT BE CH CY DE DK ES FI FR GB GR IE IT LI
 LU MC NL PT SE

US 20030130748 A1 G06F-009/00 CIP of application WO 98IE83

US 20050216107 A1 G06F-019/00 CIP of application WO 98IE83

Cont of application US 2000548661
EP 1023816 B1 E H04Q-009/00 Based on patent WO 9920075
Designated States (Regional): AT BE CH CY DE DK ES FI FR GB GR IE IT LI
LU MC NL PT SE
DE 69832900 E H04Q-009/00 Based on patent EP 1023816
Based on patent WO 9920075

Abstract (Basic): WO 9920075 A1

NOVELTY - Assembly has at least two independently operational cells for system functions each formed from reconfigurable components, inter-cell communication for continuous cell information downloading, a data controller providing a unique identifier to each assembly data input, and an acceptor on each cell for receiving appropriate data for subsequent processing. The controller and receptor are formed by a distributed database, the back-up cell receiving data until the primary fails, when it assumes the role of the primary.

USE - Assembly is for a communications and control system e.g. in a domestic water supply distribution system or the oil and gas industry.

ADVANTAGE - Assembly uses independently operational cells so that failure of one does not affect failure of another, enabling other cells to take over the processing function of the failed cell.

pp; 22 DwgNo 2/6

Title Terms: REMOTE; TERMINAL; UNIT; ASSEMBLE

Derwent Class: T01; U21; W05

International Patent Class (Main): G05B-015/00; G06F-009/00 ; G06F-019/00
; H04Q-009/00

International Patent Class (Additional): G06F-011/20 ; G06F-015/76 ;
H04M-001/00

File Segment: EPI

12/5/3 (Item 1 from file: 348)

DIALOG(R)File 348:EUROPEAN PATENTS

(c) 2006 European Patent Office. All rts. reserv.

01513602

Business-to-business commerce using financial transaction numbers

Handel zwischen Geschäften mit finanziellen Transaktionsnummern

Commerce interentreprises utilisant des numeros de transactions financieres

PATENT ASSIGNEE:

Orbis Patents Limited, (2859611), 3 Sandyford Park, Sandyford Industrial Estate, Dublin 18, (IE), (Applicant designated States: all)

INVENTOR:

Flitcroft, Daniel Ian , Old Glebe House, Bride's Glen, Rathmichael, County Dublin, (IE)

O'Donnell, Graham, Kilbarron, Otranto Place, Sandycove, (IE)

Lanford, Conor, 3 Sandyford Park, Sandyford Industrial Estate, Dublin 18, (IE)

Carroll, James, 3 Sandyford Park, Sandyford Industrial Estate, Dublin 18, (IE)

LEGAL REPRESENTATIVE:

O'Connor, Donal Henry (72401), c/o Cruickshank & Co., 1 Holles Street, Dublin 2, (IE)

PATENT (CC, No, Kind, Date): EP 1265202 A1 021211 (Basic)

APPLICATION (CC, No, Date): EP 2002012259 020604;

PRIORITY (CC, No, Date): US 294974 P 010604; US 295019 P 010604

DESIGNATED STATES: AT; BE; CH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LI; LU; MC; NL; PT; SE; TR

EXTENDED DESIGNATED STATES: AL; LT; LV; MK; RO; SI

INTERNATIONAL PATENT CLASS (V7): G07F-019/00; G06F-017/60

ABSTRACT EP 1265202 A1

Controlled Payment Numbers (CPNs) which issue as a unique payment number for each transaction uniquely identify the transaction for matching the purchase and payment information. The issuance of the CPN is controlled by business rules which are designed to and effectively restrict the use of the CPN, such that if a user exceed his authorization, a CPN is not issued. The business rules are set-up according to a heirarchy of users. Further, a declining balance CPN is also provided.

ABSTRACT WORD COUNT: 80

NOTE:

Figure number on first page: 3

LEGAL STATUS (Type, Pub Date, Kind, Text):

Application: 021211 A1 Published application with search report
 Examination: 030813 A1 Date of request for examination: 20030611
 Examination: 050119 A1 Date of dispatch of the first examination report: 20041208

Withdrawal: 051228 A1 Date application deemed withdrawn: 20050621

LANGUAGE (Publication,Procedural,Application): English; English; English

FULLTEXT AVAILABILITY:

Available Text	Language	Update	Word Count
CLAIMS A	(English)	200250	1073
SPEC A	(English)	200250	10954
Total word count - document A			12027
Total word count - document B			0
Total word count - documents A + B			12027

12/5/4 (Item 1 from file: 349)

DIALOG(R)File 349:PCT FULLTEXT

(c) 2006 WIPO/Univentio. All rts. reserv.

01088643 **Image available**

A DATA PROCESSING SYSTEM**SYSTEME DE TRAITEMENT DE DONNEES**

Patent Applicant/Assignee:

INFORMATION MOSAIC LIMITED, Styne House, Upper Hatch Street, Dublin 2, IE
 , IE (Residence), IE (Nationality), (For all designated states except:
 US)

Patent Applicant/Inventor:

McILHAGGA Elaine, 41 Fortescue Lane, Lower Mount Pleasant Avenue,
 Ranelagh, Dublin 6, IE, IE (Residence), IE (Nationality), (Designated
 only for: US)

O'DONNELL Grace , 118 Colthurst Crescent, Lucan, Dublin, IE, IE
 (Residence), IE (Nationality), (Designated only for: US)

BYRNE John, 46 Merlyn Park, Ballsbridge, Dublin 4, IE, IE (Residence), IE
 (Nationality), (Designated only for: US)

Legal Representative:

O'BRIEN John A (et al) (agent), c/o John A. O'Brien & Associates, Third
 Floor, Duncairn House, 14 Carysfort Avenue, Blackrock, County Dublin,
 IE,

Patent and Priority Information (Country, Number, Date):

Patent: WO 200410290 A2-A3 20040129 (WO 0410290)
 Application: WO 2003IE105 20030723 (PCT/WO IE03000105)
 Priority Application: IE 2002612 20020724

Designated States:

(Protection type is "patent" unless otherwise stated - for applications
 prior to 2004)

AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ
 EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR

LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD
SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW
(EP) AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE
SI SK TR
(OA) BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG
(AP) GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW
(EA) AM AZ BY KG KZ MD RU TJ TM

Main International Patent Class (v7): **G06F-009/40**

Publication Language: English

Filing Language: English

Fulltext Availability:

Detailed Description

Claims

Fulltext Word Count: 2298

English Abstract

A data processing system (1) is programmed with objects (2) according to the object-oriented architecture. Each object (2) is for implementing an event, which for financial securities processing is often referred to as a corporate action. An object (2) has a container (3) containing a series of masks (4), all at the same level in a flat structure. Each mask has four binary bit flags, each switching on or off a pre-stored unit (5) of executable code for an asynchronous transaction. Initialisation or modifications of the system involves only processing through a series of decisions and setting mask flags accordingly.

French Abstract

Un systeme (1) de traitement de donnees est programme avec des objets (2) en fonction d'une architecture orientee objet. Chaque objet (2) permet de mettre en oeuvre un evenement, qui pour des raisons de securite financiere, est traite et appele action privree. Un objet (2) comprend un conteneur (3) qui contient une serie de masques (4) se trouvant tous au meme niveau dans un structure plate. Chaque masque comporte quatre drapeaux a bit binaire qui commutent chacun a l'etat passif ou actif, une unite pre-memorisee (5) de code executable pour une transaction asynchrone. L'initialisation ou les modifications du systeme impliquent le traitement uniquement par une serie de decisions et la mise en place correspondante de drapeaux de masque.

Legal Status (Type, Date, Text)

Publication 20040129 A2 Without international search report and to be republished upon receipt of that report.

Search Rpt 20041111 Late publication of international search report

Republication 20041111 A3 With international search report.

Republication 20041111 A3 Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

12/5/5 (Item 2 from file: 349)

DIALOG(R)File 349:PCT FULLTEXT

(c) 2006 WIPO/Univentio. All rts. reserv.

00488723 **Image available**

A REMOTE TERMINAL UNIT ASSEMBLY

ENSEMBLE DE TERMINAUX A DISTANCE

Patent Applicant/Assignee:

VISERGE LIMITED,
O'DONNELL Graham,
SHEEHY Morgan,
KEARNEY Adrian,

Inventor(s):

O'DONNELL Graham ,
SHEEHY Morgan,
KEARNEY Adrian

Patent and Priority Information (Country, Number, Date):

Patent: WO 9920075 A1 19990422
Application: WO 98IE83 19981013 (PCT/WO IE9800083)
Priority Application: IE 97741 19971013

Designated States:

(Protection type is "patent" unless otherwise stated - for applications prior to 2004)

AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DE DK DK EE ES FI GB GE
GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN
MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU
ZW GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE
DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR
NE SN TD TG

Main International Patent Class (v7): H04Q-009/00

International Patent Class (v7): **G06F-011/20**

Publication Language: English

Fulltext Availability:

Detailed Description
Claims

Fulltext Word Count: 5282

English Abstract

A construction of RTU assembly is provided which has a number of independently operational cells for systems functions. Each cell is formed from a configurable component and effectively could be of the same construction as a conventional RTU that would be used for a particular function. There is inter-cell communication means for the continuous downloading of information between cells. Ideally the information is controlled in such a way that each cell is aware of all the information that is being transferred, but only receives that information that it requires. In this way all the functions can be performed and the cells operate as equal peers and no one cell has priority over the other cells, such that the failure of one cell will cause the failure of all the others. There can be a duplication of functions in the cells and various "redundancy" of power, and I/O ports is built into the system.

French Abstract

L'invention concerne la construction d'un ensemble de terminaux a distance. Cet ensemble comporte un certain nombre de cellules fonctionnant independamment pour des fonctions systemes. Chaque cellule est formee a partir d'un composant pouvant etre configure et peut presenter la meme construction qu'un terminal a distance classique utilise pour une fonction particuliere. Des moyens sont prevus pour assurer la communication entre les cellules, en particulier pour le telechargement continu des informations entre les cellules. De maniere ideale, les informations sont controlees de telle sorte que chaque cellule est informee de toutes les informations en cours de transfert, mais ne recoit que les informations dont elle a besoin. Ainsi, toutes les fonctions peuvent etre executees, et les cellules fonctionnent comme des homologues egaux et aucune cellule n'a priorite sur les autres cellules, de telle sorte que la defaillance d'une cellule va provoquer la defaillance de toutes les autres. Dans les cellules, les fonctions peuvent etre dupliquees et il peut y avoir une "redondance" de puissance, et les ports d'E/S sont construits dans le systeme.

Set	Items	Description
S1	7	AU=(FLITCROFT, D? OR FLITCROFT D?)
S2	0	AU=ODONNELL, G?
S3	0	AU=ODONNELL G?
S4	97	AU=O'DONNELL, G?
S5	0	AU=O'DONNELL G?
S6	0	S1 AND S4
S7	104	S1 OR S4
S8	0	S7 AND ((CREDIT OR CHARGE OR DEBIT OR BANK OR BANC OR SMAR-T) (1W) (CARD OR CARDS) OR CREDITCARD? ? OR CHARGECARD? ? OR DEBITCARD? ? OR BANKCARD? ?)

? show files

File 2:INSPEC 1898-2006/Feb W4
(c) 2006 Institution of Electrical Engineers

File 35:Dissertation Abs Online 1861-2006/Feb
(c) 2006 ProQuest Info&Learning

File 65:Inside Conferences 1993-2006/Mar 08
(c) 2006 BLDSC all rts. reserv.

File 99:Wilson Appl. Sci & Tech Abs 1983-2006/Feb
(c) 2006 The HW Wilson Co.

File 474:New York Times Abs 1969-2006/Mar 07
(c) 2006 The New York Times

File 475:Wall Street Journal Abs 1973-2006/Mar 07
(c) 2006 The New York Times

File 583:Gale Group Globalbase(TM) 1986-2002/Dec 13
(c) 2002 The Gale Group

File 139:EconLit 1969-2006/Feb
(c) 2006 American Economic Association

File 15:ABI/Inform(R) 1971-2006/Mar 08
(c) 2006 ProQuest Info&Learning

File 20:Dialog Global Reporter 1997-2006/Mar 08
(c) 2006 Dialog

File 610:Business Wire 1999-2006/Mar 08
(c) 2006 Business Wire.

File 810:Business Wire 1986-1999/Feb 28
(c) 1999 Business Wire

File 476:Financial Times Fulltext 1982-2006/Mar 09
(c) 2006 Financial Times Ltd

File 613:PR Newswire 1999-2006/Mar 08
(c) 2006 PR Newswire Association Inc

File 813:PR Newswire 1987-1999/Apr 30
(c) 1999 PR Newswire Association Inc

File 634:San Jose Mercury Jun 1985-2006/Mar 07
(c) 2006 San Jose Mercury News

File 624:McGraw-Hill Publications 1985-2006/Mar 08
(c) 2006 McGraw-Hill Co. Inc

File 9:Business & Industry(R) Jul/1994-2006/Mar 07
(c) 2006 The Gale Group

File 275:Gale Group Computer DB(TM) 1983-2006/Mar 07
(c) 2006 The Gale Group

File 621:Gale Group New Prod. Annou.(R) 1985-2006/Mar 07
(c) 2006 The Gale Group

File 636:Gale Group Newsletter DB(TM) 1987-2006/Mar 07
(c) 2006 The Gale Group

File 16:Gale Group PROMT(R) 1990-2006/Mar 08
(c) 2006 The Gale Group

File 160:Gale Group PROMT(R) 1972-1989
(c) 1999 The Gale Group

File 148:Gale Group Trade & Industry DB 1976-2006/Mar 07
(c) 2006 The Gale Group

File 256:TecInfoSource 82-2006/Feb

(c) 2006 Info.Sources Inc
File 625:American Banker Publications 1981-2006/Mar 07
(c) 2006 American Banker
File 268:Banking Info Source 1981-2006/Mar W4
(c) 2006 ProQuest Info&Learning
File 626:Bond Buyer Full Text 1981-2006/Mar 08
(c) 2006 Bond Buyer
File 267:Finance & Banking Newsletters 2006/Mar 06
(c) 2006 Dialog
File 608:KR/T Bus.News. 1992-2006/Mar 08
(c)2006 Knight Ridder/Tribune Bus News

Set	Items	Description
S1	4529385	LIMIT??? OR RESTRICT??? OR CONTROL?? OR DELIMIT??? OR PRES-CRIB? OR ASSIGN???
S2	13578259	USE OR USES OR USING OR USED OR FUNCTION? OR OPERAT??? OR -EMPLOY? OR SERVICE
S3	1632077	(CREDIT OR CHARGE OR DEBIT OR BANK OR BANC OR SMART) (1W) (CARD OR CARDS) OR CREDITCARD? ? OR CHARGECARD? ? OR DEBITCARD? ? OR BANKCARD? ? OR NUMBER? ?
S4	1277601	DETERMIN??? OR DECID??? OR CONCLUD??? OR ESTABLISH???
S5	1319818	CONDITION? ? OR EVENT? ? OR LIMITATION? ?
S6	540690	OCCUR??? OR HAPPEN? OR ENCOUNTER? OR MEET??? OR TRIGGER? OR SATISFIED
S7	513650	DEACTIVAT? OR DISABL??? OR STOP OR CANCEL? OR CUTOFF
S8	147647	S1(S) S2(S) S3
S9	57849	S5(S) S6
S10	1284	S8 AND S9
S11	112	S10 AND S7
S12	2	S11 AND IC=G06F-017/60
S13	24	S11 AND IC=G06F?

File 350:Derwent WPIX 1963-2006/UD,UM &UP=200616
(c) 2006 Thomson Derwent

File 344:Chinese Patents Abs Jan 1985-2006/Jan
(c) 2006 European Patent Office

File 347:JAPIO Nov 1976-2005/Nov(Updated 060302)
(c) 2006 JPO & JAPIO

13/5/1 (Item 1 from file: 350)
 DIALOG(R)File 350:Derwent WPIX
 (c) 2006 Thomson Derwent. All rts. reserv.

014245686

WPI Acc No: 2002-066386/200209

XRAM Acc No: C02-019728

XRPX Acc No: N02-049329

Assigning haplotype pairs for polymorphic genomic region to several individuals, comprises expanding all possible haplotypes, deducing haplotypes most likely to be present and assigning haplotype pairs to each individual

Patent Assignee: GENAISSANCE PHARM INC (GENA-N); STEPHENS J C (STEP-I); WINDEMUTH A (WIND-I)

Inventor: STEPHENS J C; WINDEMUTH A

Number of Countries: 096 Number of Patents: 004

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 200180156	A1	20011025	WO 2001US12831	A	20010418	200209 B
AU 200153720	A	20011030	AU 200153720	A	20010418	200219
EP 1290613	A1	20030312	EP 2001927246	A	20010418	200320
			WO 2001US12831	A	20010418	
US 20030211501	A1	20031113	WO 2001US12831	A	20010418	200382
			US 2002258155	A	20021018	

Priority Applications (No Type Date): US 2000198340 P 20000418; US 2002258155 A 20021018

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

WO 200180156 A1 E 93 G06F-019/00

Designated States (National): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR IE IT KE LS LU MC MW MZ NL OA PT SD SE SL SZ TR TZ UG ZW

AU 200153720 A G06F-019/00 Based on patent WO 200180156

EP 1290613 A1 E G06F-019/00 Based on patent WO 200180156

Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT LI LT LU LV MC MK NL PT RO SE SI TR

US 20030211501 A1 G06F-017/60

Abstract (Basic): WO 200180156 A1

NOVELTY - Assigning (I) haplotype pairs for a polymorphic genomic region to several individuals, comprising exhaustive enumeration (expansion) of all possible haplotypes (the Hap Expansion phase), deducing the haplotypes most likely to be present and assignment of haplotype pairs to each individual (the Hap Assignment phase), is new.

DETAILED DESCRIPTION - (I), comprising:

(a) obtaining a genotype for the polymorphic genomic region from each of the individuals, optionally grouping the obtained genotypes into groups, where in each group g there are ng identical genotypes, and any unique genotypes are regarded as groups having ng equal to 1;

(b) enumerating all possible haplotypes hi that are consistent with each genotype;

(c) assigning an evidence score si to each of the enumerated haplotypes hi;

(d) (for each group g), calculating an initial haplotype frequency fi for each haplotype among the possible haplotypes, where the initial haplotype frequency fi is a function of the evidence score si or (si) (ng);

(e) determining genotype obtained in (a) a pair score Fk for each

pair haplotypes that is consistent with that genotype, where F_k is a function of the frequency f_i for each of the haplotypes in the pair;

(f) calculating, for each genotype and consistent haplotype pair whose pair score F_k meets a pair score criterion, a probability p_k that assignment of that haplotype pair to the genotype would be correct;

(g) generating a revised haplotype frequency f_i for each haplotype, where f_i is a function of the p_k or $(ng)(p_k)$ for each consistent haplotype pair which contains the haplotype; and

(h) repeating the above (e)-(g) until an end condition is reached, with the proviso that for each repetition the f_i employed in (e) is replaced by the revised frequency f_i determined in (g). Steps (a)-(e) are the initiation or Hap Expansion phase and (f)-(h) are the Hap Assignment phase.

INDEPENDENT CLAIMS are also included for the following:

(1) predicting (II) an individual's haplotype pair for a polymorphic genomic region, by:

(a) identifying a genotype for the individual, enumerating all possible haplotype pairs which are consistent with the genotype, determining a probability for each possible haplotype pair that the individual has that possible haplotype pair by accessing a database containing frequency data for reference haplotype pairs and analyzing the determined probabilities to predict an individual's haplotype pair; or

(b) obtaining the genotype for the polymorphic genomic region from the individual, enumerating all possible haplotypes h_i for the genotype, providing a frequency f_i for each of the possible haplotypes, where f_i is determined by (I), determining a pair score F_k for each pair of possible haplotypes h_i that are consistent with the genotype, where F_k is a function of the frequency f_i for each of the haplotypes in the pair and assigning to the genotype the haplotype pair having the highest pair score F_k ;

(2) a computer implemented method for generating haplotype pair and haplotype frequency screens for display on a display device, by displaying in a first area of several selectable items each corresponding to a polymorphic site for a predetermined gene, selecting one or more of the selectable items, displaying in a second area the haplotype pairs occurring in a reference population for the selected polymorphic sites and displaying in a third area data indicative of haplotype frequencies for several member groupings within the populations;

(3) a computer system (III) for assigning haplotype pairs for a polymorphic genomic region to several individuals, comprising a database for storing genotyping information, a processor connected to the database and a computer program for controlling the processor connected to the database comprising instruction code to:

(a) accept input of a genotype for the polymorphic genomic region from each of the individuals and store the genotype within the database;

(b) enumerate all possible h_i consistent with each genotype and store h_i within the database;

(c) calculate s_i , initial haplotype frequency f_i for each of the possible haplotypes h_i and store them within the database;

(d) calculate F_k for each pair of haplotypes;

(e) calculate, for each genotype and consistent haplotype pair whose F_k meets a pair score criterion, a probability p_k that assignment of that haplotype pair to the genotype would be correct and store p_k in the database;

(f) calculate revised haplotype frequency f_i for each of the haplotype and storing it in the database; and

(g) repeat steps (d)-(f) until an end condition is reached, such that for each repetition the frequency f_i employed in step (d) is

replaced by the revised frequency f_i determined in step (f) and stored in the database; and

(4) a computer readable medium comprising instruction code to perform (a)-(g) as in (III).

USE - (I) is useful for **assigning** haplotype pairs for a polymorphic genomic region to several individuals. The method is useful for constructing a haplotype database for a population, such as reference population, clinical population, disease population, ethnic population, a family population and a same-sex population, by determining haplotype data comprising haplotype frequencies and haplotype pair scores for a polymorphic genomic region for several individuals from genotype information by (I), organizing the haplotype data for several individuals into fields and storing the haplotype data for the individuals according to the fields. The haplotype data further comprises probabilities that pair assignments are correct. The probabilities are reduced for haplotype pairs that do not meet the requirements of the Hardy-Weinberg equilibrium. The validating comprises correcting an observed distribution of haplotypes or haplotype pairs for effects imposed by a **limited number** of individuals in the population and further analyzing compliance of the observed distribution with Mendelian inheritance principles (all claimed). The method is useful in human health care, veterinary and agricultural fields. In agricultural biotechnology, the method is useful to determine the haplotypes and haplotype pairs of genes responsible for specific desirable traits, e.g. drought tolerance and/or improved crop yields. The haplotype and other data developed **using** this method and/or tools are **used** in a partnership of two or more companies to integrate knowledge of human population and evolutionary variation into the discovery, development and delivery of pharmaceuticals. The database and analytical tools are useful in a variety of settings, including various research settings, pharmaceutical companies, hospitals, independent or commercial establishments.

ADVANTAGE - The method facilitates the determination of haplotypes and haplotype pairs of genes responsible for specific desirable traits and reduce the time and effort needed to transfer desirable traits.

pp; 93 DwgNo 0/15

Title Terms: ASSIGN; PAIR; POLYMORPHIC; GENOME; REGION; INDIVIDUAL;
COMPRISE; EXPAND; POSSIBILITY; DEDUCE; PRESENT; ASSIGN; PAIR; INDIVIDUAL
Derwent Class: B04; D16; T01
International Patent Class (Main): **G06F-017/60 ; G06F-019/00**
International Patent Class (Additional): C12Q-001/68; G01N-033/48;
G01N-033/50
File Segment: CPI; EPI

13/5/2 (Item 2 from file: 350)

DIALOG(R)File 350:Derwent WPIX
(c) 2006 Thomson Derwent. All rts. reserv.

013500517 ****Image available****
WPI Acc No: 2000-672458/200065
Related WPI Acc No: 1999-601237; 2001-137517
XRPX Acc No: N00-498580

Limited use credit card number validity control in financial transaction system, by validating credit card number, to have associated limited use properties, after communicating with limited use card number issuer

Patent Assignee: ORBIS PATENTS LTD (ORBI-N)
Inventor: FLITCROFT D I; O'DONNELL G; O'DONNELL G

Number of Countries: 091 Number of Patents: 012

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 200049586	A1	20000824	WO 2000IE25	A	20000218	200065 B
AU 200025694	A	20000904	AU 200025694	A	20000218	200103
EP 1153375	A1	20011114	EP 2000903945	A	20000218	200175
			WO 2000IE25	A	20000218	
NO 200103897	A	20011016	WO 2000IE25	A	20000218	200175
			NO 20013897	A	20010810	
KR 2001102261	A	20011115	KR 2001710542	A	20010818	200231
BR 200008315	A	20020618	BR 20008315	A	20000218	200249
			WO 2000IE25	A	20000218	
CN 1347540	A	20020501	CN 2000806397	A	20000218	200252
ZA 200106639	A	20021030	ZA 20016639	A	20010813	200282
JP 2002537619	W	20021105	JP 2000600250	A	20000218	200304
			WO 2000IE25	A	20000218	
EP 1153375	B1	20030115	EP 2000903945	A	20000218	200306
			WO 2000IE25	A	20000218	
DE 60001216	E	20030220	DE 601216	A	20000218	200322
			EP 2000903945	A	20000218	
			WO 2000IE25	A	20000218	
ES 2191608	T3	20030916	EP 2000903945	A	20000218	200368

Priority Applications (No Type Date): US 99147153 P 19990804; US 99120747 P 19990218; US 99129033 P 19990413; US 99134027 P 19990513; US 99144875 P 19990720

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
WO 200049586	A1	E	91	G07F-007/10	
Designated States (National): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW					
Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR IE IT KE LS LU MC MW NL OA PT SD SE SL SZ TZ UG ZW					
AU 200025694	A			G07F-007/10	Based on patent WO 200049586
EP 1153375	A1	E		G07F-007/10	Based on patent WO 200049586
Designated States (Regional): AL AT BE CH CY DE DK ES FI FR GB GR IE IT LI LT LU LV MC MK NL PT RO SE SI					
NO 200103897	A			G07F-000/00	
KR 2001102261	A			G06F-017/60	
BR 200008315	A			G07F-007/10	Based on patent WO 200049586
CN 1347540	A			G07F-007/10	
ZA 200106639	A		100	G07F-000/00	
JP 2002537619	W		95	G06F-017/60	Based on patent WO 200049586
EP 1153375	B1	E		G07F-007/10	Based on patent WO 200049586
Designated States (Regional): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE					
DE 60001216	E			G07F-007/10	Based on patent EP 1153375
					Based on patent WO 200049586
ES 2191608	T3			G07F-007/10	Based on patent EP 1153375

Abstract (Basic): WO 200049586 A1

NOVELTY - A limited use **credit card number** not yet activated is sent to customer. The acknowledgement of card delivery is received from customer. The customer and card issuer are communicated before **using** the card for transaction to activate the card. The card **number** is validated to have associated **limited use** properties.

DETAILED DESCRIPTION - The limited use **credit card number** is validated to have associated **limited use** properties such as

specific time period, specific merchant, specific group of merchants, specific type of transaction and specific **number** of transactions. The **credit card number** is validated by activating validity **limited credit card** software **using** user identification to identify the user by card issuer. The validation of card is requested for a merchant as identified by merchant identification **number**. An option is provided for the user to specify additional **limitations** other than specific merchant **limitations**. The **limited use credit card number** is **deactivated**, by the card issuer when the user **triggered condition** is present.

USE - For controlling limited use **credit card number** in financial transaction system in **credit card** companies and financial institution.

ADVANTAGE - Enables providing more secure way of using existing credit cards, without any modifications to existing credit card systems. Offers user friendly credit card system and provides customers with greater confidence in security of system. Enables efficient credit card systems for face to face transactions using simple technique.

DESCRIPTION OF DRAWING(S) - The figure shows the flow chart explaining credit card number validity controlling method.

pp; 91 DwgNo 9/16

Title Terms: LIMIT; CREDIT; CARD; NUMBER; VALID; CONTROL; FINANCIAL; TRANSACTION; SYSTEM; VALID; CREDIT; CARD; NUMBER; ASSOCIATE; LIMIT; PROPERTIES; AFTER; COMMUNICATE; LIMIT; CARD; NUMBER; ISSUE

Derwent Class: P76; T01; T05; W01

International Patent Class (Main): **G06F-017/60** ; G07F-000/00; G07F-007/10

International Patent Class (Additional): B42D-015/10; G07F-007/08;

G07F-019/00; G07G-001/12

File Segment: EPI; EngPI

13/5/3 (Item 3 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

013167796

WPI Acc No: 2000-339669/200029

Related WPI Acc No: 2000-679800; 2001-514653; 2002-536033; 2003-248024; 2003-256574; 2003-644677; 2004-118575

XRAM Acc No: C00-103122

Generating computationally prescreened secondary libraries of proteins, useful for selecting smaller secondary libraries of protein sequences for actual synthesis or experiment using protein design automation

Patent Assignee: XENCOR INC (XENC-N); XENCOR (XENC-N); BENTZIEN J (BENT-I); DAHIYAT B I (DAHI-I); FIEBIG K (FIEB-I); HAYES R (HAYE-I)

Inventor: BENTZIEN J; DAHIYAT B I; FIEBIG K M; HAYES R J; FIEBIG K; HAYES R

Number of Countries: 088 Number of Patents: 007

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 200023564	A2	20000427	WO 99US24229	A	19991015	200029 B
AU 200011190	A	20000508	AU 200011190	A	19991015	200037
EP 1157093	A1	20011128	EP 99954972	A	19991015	200201
			WO 99US24229	A	19991015	
US 20020090648	A1	20020711	US 98104612	P	19981016	200248
			US 99158700	P	19991008	
			US 99419351	A	19991015	
			US 2000181630	P	20000210	
			US 2000186904	P	20000303	
			US 2000197851	P	20000414	
			US 2001782004	A	20010212	

			US 2001927790	A	20010810	
JP 2003527072	W	20030916	WO 99US24229	A	19991015	200362
			JP 2000577277	A	19991015	
AU 774334	B2	20040624	AU 200011190	A	19991015	200468
AU 2004203224	A1	20040812	AU 2004203224	A	20040716	200474

Priority Applications (No Type Date): US 99158700 P 19991008; US 98104612 P 19981016; US 99419351 A 19991015; US 2000181630 P 20000210; US 2000186904 P 20000303; US 2000197851 P 20000414; US 2001782004 A 20010212; US 2001927790 A 20010810

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
-----------	------	-----	----	----------	--------------

WO 200023564	A2	E	56	C12N-000/00	
--------------	----	---	----	-------------	--

Designated States (National): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR IE IT KE LS LU MC MW NL OA PT SD SE SL SZ TZ UG ZW

AU 200011190	A				Based on patent WO 200023564
--------------	---	--	--	--	------------------------------

EP 1157093	A1	E		C12N-001/00	Based on patent WO 200023564
------------	----	---	--	-------------	------------------------------

Designated States (Regional): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

US 20020090648	A1			G01N-033/53	Provisional application US 98104612
----------------	----	--	--	-------------	-------------------------------------

Provisional application US 99158700

CIP of application US 99419351

Provisional application US 2000181630

Provisional application US 2000186904

Provisional application US 2000197851

CIP of application US 2001782004

JP 2003527072	W		76	C12N-015/09	Based on patent WO 200023564
---------------	---	--	----	-------------	------------------------------

AU 774334	B2			C12N-015/00	Previous Publ. patent AU 200011190
-----------	----	--	--	-------------	------------------------------------

Based on patent WO 200023564

AU 2004203224	A1			C12N-015/00	Div ex patent AU 774334
---------------	----	--	--	-------------	-------------------------

Abstract (Basic): WO 200023564 A2

NOVELTY - Computational methods for generating a secondary library of scaffold protein variants, are new.

DETAILED DESCRIPTION - INDEPENDENT CLAIMS are included for the following:

(1) a method (I) for generating a secondary library of scaffold variants, comprising:

(a) providing a primary library comprising a rank-ordered list of scaffold protein primary variant sequences;

(b) generating a list of primary variant positions in the primary library; and

(c) combining several primary variant positions to generate a secondary library of secondary sequences;

(2) a method (II) for generating a secondary library of scaffold protein variants comprising:

(a) providing a primary library comprising a rank-ordered list of scaffold protein primary variant sequences;

(b) generating a probability distribution of amino acid residues in several variant positions; and

(c) combining several amino acid residues to generate a secondary library of secondary sequences;

(3) a method (III) for generating a secondary library of scaffold protein variants comprising:

(1) providing a first library rank-ordered list of scaffold protein primary variants;

(2) generating a probability distribution of amino acid residues in several variant positions; and

(3) synthesizing several scaffold protein secondary variants comprising several amino acid residues to form a secondary library; where at least one of the secondary variants is different from the primary variants.

USE - The methods are useful for prescreening libraries based on known scaffold proteins (claimed). Therefore, computational screening for stability (or other properties) may be done on either the entire protein or some subsets of residues. By using computational methods to generate a threshold or **cutoff** to eliminate disfavored sequences, the percentage of useful variants in a given variant set size can increase, and the required experimental outlay is decreased. The methods may also be useful for the screening of random peptide libraries. The computational screening of protein sequence libraries (that can comprise up to 1013) members), that can then be actually synthesized and experimentally tested in the desired assay, for improved function and properties.

ADVANTAGE - PCR (Polymerase Chain Reaction), cassette mutagenesis, and DNA shuffling, are all handicapped by their inability to produce more than a tiny fraction of the potential changes. The advantage of the new methods are that they can be **used** to rapidly evolve any protein without knowledge of its structure. **Using** the automated protein design techniques, virtual libraries of protein sequences can be generated that are vastly larger than experimental libraries. Up to 1080 candidate sequences can be screened computationally and those that **meet** design criteria which favor stable and **functional** proteins can be readily selected. An experimental library consisting of the favorable candidates found in the virtual library screening can then be generated, resulting in a much more efficient **use** of the experimental library and overcoming the **limitations** of random protein libraries. Thus, by **limiting** the **number** of randomized positions and the **number** of possibilities at these positions, the **number** of wasted sequences produced in the experimental library is reduced, thereby increasing the probability of success in finding sequences with useful properties.

pp; 56 DwgNo 0/4

Title Terms: GENERATE; SECONDARY; PROTEIN; USEFUL; SELECT; SMALLER;
SECONDARY; PROTEIN; SEQUENCE; ACTUAL; SYNTHESIS; EXPERIMENT; PROTEIN;
DESIGN; AUTOMATIC

Derwent Class: B04; D16

International Patent Class (Main): C12N-000/00; C12N-001/00; C12N-015/00;
C12N-015/09; G01N-033/53

International Patent Class (Additional): C12P-019/34; C12P-021/02;
C12P-021/06; C12Q-001/68; **G06F-017/50**

File Segment: CPI

13/5/4 (Item 4 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

012901290 **Image available**

WPI Acc No: 2000-073126/200007

XRPX Acc No: N00-057226

Computer network interconnected electronic game machine (EGM) operating method for e.g. implementing in video a secondary game responsive to player interaction with a primary game

Patent Assignee: ACRES GAMING INC (ACRE-N)

Inventor: ACRES J F

Number of Countries: 004 Number of Patents: 006

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
AU 9924976	A	19991104	AU 9924976	A	19990428	200007 B
ZA 9902942	A	19991229	ZA 992942	A	19990426	200007
CA 2270062	A1	19991028	CA 2270062	A	19990427	200014
US 6375567	B1	20020423	US 9883299	P	19980428	200232
			US 98104145	A	19980623	
CA 2270062	C	20030617	CA 2270062	A	19990427	200347
AU 765084	B	20030911	AU 9924976	A	19990428	200369

Priority Applications (No Type Date): US 9895168 P 19980803; US 9883299 P 19980428; US 98104145 A 19980623

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
AU 9924976	A		22	G06F-019/00	
ZA 9902942	A		33	A63F-000/00	
CA 2270062	A1	E		G06F-019/00	
US 6375567	B1			A63F-009/00	Provisional application US 9883299
CA 2270062	C	E		G06F-019/00	
AU 765084	B			G06F-019/00	Previous Publ. patent AU 9924976

Abstract (Basic): AU 9924976 A

NOVELTY - An EGM or slot machine (10) includes a three reels (12) having several symbols thereon. The reels spin independently in response to a player input, such as by depressing button (14) after a wager is made and **stop** spinning to present a randomly determined combination of symbols. Payouts are made automatically in accordance with a payable stored in memory in the slot machine.

DETAILED DESCRIPTION - A machine communication interface or (DCN) data communications node (16) facilitates communication between the network, via connection (18) and microprocessor (20), which **controls** the **operation** of the EGM. This communication **occurs** via a serial port (22) on the microprocessor to which the DCN is connected. The microprocessor is also connected to a memory, such as a PROM programmable read only memory (24), which includes a preset payable for the primary game. A **triggering event** can take the form of either a predetermined total **number** of coins played since the last **triggering event**, a certain reel symbol or combination, or any other player controlled or random occurrence. After the **triggering event**, the rate of play at the gaming machine is measured, if the rate of play **meets** a predetermined criterion (i.e. one coin per average every 20 seconds), then a bonus is awarded depending upon the outcome of a tertiary game. Otherwise, if the rate of play drops below a certain threshold, then the player becomes ineligible to win the tertiary game award. INDEPENDENT CLAIMS are also included for the following:

- (1) an apparatus for selectively operating several machines
- (2) a method for operating a gaming machine and
- (3) a method for operating a gaming device.

USE - For implementing in video a secondary game responsive to player interaction with a primary game in an EGM, such as slot machines and video poker machines.

ADVANTAGE - The award of the second bonus is deferred depending upon the play speed of the player. It is in the casino's interest in the long term to get as many people to play such gaming machines as long as possible. A player who continues to play once he/she is guaranteed a deferred random payment stands a high probability of losing some of that award back into the bonus pool as play continues on the primary game.

DESCRIPTION OF DRAWING(S) - The drawings show respectively, schematic diagrams of a slot machine and associated hardware

implemented and several electronic gaming machines interconnected by a computer network to a secondary game.

Electronic gaming machine (EGM) (10)
 Reels (12)
 Button (14)
 Data communications node (DCN) (16)
 Connection (18)
 Microprocessor (20)
 Serial port (22)
 Programmable read only memory (PROM) (24)
 pp; 22 DwgNo 1,2/7

Title Terms: COMPUTER; NETWORK; INTERCONNECT; ELECTRONIC; GAME; MACHINE;
 OPERATE; METHOD; IMPLEMENT; VIDEO; SECONDARY; GAME; RESPOND; PLAY;
 INTERACT; PRIMARY; GAME

Derwent Class: P36; T01; T05; W04

International Patent Class (Main): A63F-000/00; A63F-009/00; **G06F-019/00**

International Patent Class (Additional): A63F-005/04; A63F-009/24;
 G07C-015/00

File Segment: EPI; EngPI

13/5/5 (Item 5 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

011594114 **Image available**

WPI Acc No: 1998-011242/199802

Related WPI Acc No: 2003-443108

XRPX Acc No: N98-008853

Method of controlling delay branch operation in processor - involves directing processor to implement branch only when branch condition for delayed branch instruction is satisfied

Patent Assignee: MATSUSHITA ELECTRIC IND CO LTD (MATU); MATSUSHITA DENKI SANGYO KK (MATU)

Inventor: KABUO H; YASOSHIMA H

Number of Countries: 005 Number of Patents: 008

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 810518	A2	19971203	EP 97108644	A	19970528	199802 B
JP 10069384	A	19980310	JP 97132163	A	19970522	199820
US 5996069	A	19991130	US 97865160	A	19970529	200003
JP 11327901	A	19991130	JP 97132163	A	19970522	200007
			JP 99108901	A	19970522	
US 6055626	A	20000425	US 97865160	A	19970529	200027
			US 98120276	A	19980722	
JP 3150667	B2	20010326	JP 97132163	A	19970522	200126
			JP 99108901	A	19970522	
EP 810518	B1	20040317	EP 97108644	A	19970528	200421
			EP 200228088	A	19970528	
DE 697220081	E	20040422	DE 97628081	A	19970528	200428
			EP 97108644	A	19970528	

Priority Applications (No Type Date): JP 96136212 A 19960530

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

EP 810518 A2 E 21 G06F-009/38

Designated States (Regional): DE FR GB

JP 10069384 A 13

JP 11327901 A 11 G06F-009/38 Div ex application JP 97132163

US 6055626 A G06F-009/38 Div ex application US 97865160

JP 3150667 B2 11 G06F-009/38 Div ex application JP 97132163

EP 810518 B1 E G06F-009/38 Previous Publ. patent JP 11327901
 Related to application EP 200228088
 Related to patent EP 1310864

Designated States (Regional): DE FR GB
 DE 697220081 E G06F-009/38 Based on patent EP 810518

Abstract (Basic): EP 810518 A

The method involves judging whether or not a branch has occurred in a specified one or ones of a continuous sequence of cycles immediately before an execute cycle for the delayed branch instruction which are equal in number to delay slots in the processor in executing a delayed branch instruction. A branch specified by the delayed branch instruction is **disabled** when a branch has occurred in the specified cycle or cycles.

A delayed branch **control** circuit is provided in a processor to **employ** a delayed branch method to **control** a branch **operation**. The delayed branch **control** circuit includes a branch-information storing circuit for storing information indicating whether or not a branch has **occurred** in a specified one or ones of a continuous sequence of cycles immediately before a current execute cycle which are equal in **number** to the **number** of delay slots in the processor. A branch judging circuit for directing, in executing a delayed branch instruction, the processor to implement a branch only when a branch **condition** for the delayed branch instruction is **satisfied**.

ADVANTAGE - Improves readability of program on assembler level without providing control bit in instruction code.

Dwg.1/14

Title Terms: METHOD; CONTROL; DELAY; BRANCH; OPERATE; PROCESSOR; DIRECT; PROCESSOR; IMPLEMENT; BRANCH; BRANCH; CONDITION; DELAY; BRANCH; INSTRUCTION; SATISFY

Derwent Class: T01

International Patent Class (Main): **G06F-009/38**

International Patent Class (Additional): **G06F-009/32**

File Segment: EPI

13/5/6 (Item 6 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

011320721 **Image available**

WPI Acc No: 1997-298625/199728

XRPX Acc No: N97-246800

Event history data recorder - records data before and after occurrence of distinct event to form data log in memory

Patent Assignee: WESTINGHOUSE AIR BRAKE CO (WESA)

Inventor: GREER D A; SCHWEIKERT D E

Number of Countries: 002 Number of Patents: 003

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
CA 2161383	A	19970301	CA 2161383	A	19951025	199728 B
US 5790427	A	19980804	US 95520464	A	19950828	199838
CA 2161383	C	19990831	CA 2161383	A	19951025	200002

Priority Applications (No Type Date): US 95520464 A 19950828

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
CA 2161383	A		50	G06F-017/40	
CA 2161383	C	E		G06F-017/40	
US 5790427	A			G11B-020/10	

Abstract (Basic): CA 2161383 A

The recorder (1) records data on the **operation** of a mechanism (3) relating to a distinct event (2) before and after the occurrence of each distinct event. A collecting and formatting appts. (4) collects and formats the data into a sequence of data elements (9). It **assigns** an index **number** (10) per data element. A preset **number** (11) of the index **numbers** is temporarily stored in a circular buffer (5). The **number** is continuously stored as a newest **number** unit continuously writes over an oldest index **number** as the buffer storage **limit** is reached.

A timer (6) of predetermined duration is activated on each event occurrence. The timer **deactivates** after each event occurrence and a transferring appts (8) transfers a preselected number of stored data elements from the buffer to memory (7). They form a data log in memory for access for analysis of the mechanism operation.

USE/ADVANTAGE - Stores data on operation of aircraft, water craft, automobiles, biomedical instruments. Records data only from start of prespecified time period to end of predetermined time period w.r.t event, does not destroy data in memory unless overwritten by data relating to another occurrence of same distinct event.

Dwg.1/5

Title Terms: **EVENT** ; HISTORY; DATA; RECORD; RECORD; DATA; AFTER; **OCCUR** ; DISTINCT; **EVENT** ; FORM; DATA; LOG; MEMORY

Derwent Class: P34; T01

International Patent Class (Main): **G06F-017/40** ; G11B-020/10

International Patent Class (Additional): A61N-001/37

File Segment: EPI; EngPI

13/5/7 (Item 7 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

010012252 **Image available**

WPI Acc No: 1994-279964/199434

XRPX Acc No: N94-220526

Network adaptor with host interrupt and indication management - has mask logic systems for selective disablement of interrupt indication signals and storage locations for saving status information

Patent Assignee: 3COM CORP (THRE-N)

Inventor: EMERY A A; PETERSEN B; SHERER W P; EMERY S A

Number of Countries: 022 Number of Patents: 009

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week	
WO 9418627	A2	19940818	WO 93US12652	A	19931228	199434	B
AU 9459873	A	19940829	WO 93US12652	A	19931228	199501	
			AU 9459873	A	19931228		
WO 9418627	A3	19940929	WO 93US12652	A	19931228	199518	
EP 682791	A1	19951122	WO 93US12652	A	19931228	199551	
			EP 94905972	A	19931228		
US 5530874	A	19960625	US 9312561	A	19930202	199631	
JP 8506674	W	19960716	WO 93US12652	A	19931228	199650	
			JP 94518024	A	19931228		
AU 675501	B	19970206	AU 9459873	A	19931228	199714	
KR 161101	B1	19990115	WO 93US12652	A	19931228	200036	
			KR 95703189	A	19950802		
CA 2152392	C	20001107	CA 2152392	A	19931228	200061	
			WO 93US12652	A	19931228		

Priority Applications (No Type Date): US 9312561 A 19930202

Cited Patents: UA 4987535; US 4349872; US 4878752; No-SR.Pub

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
WO 9418627	A2	E	95	G06F-013/24	
Designated States (National): AU CA JP KR					
Designated States (Regional): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE					
AU 9459873	A			G06F-013/24	Based on patent WO 9418627
WO 9418627	A3			G06F-013/24	
EP 682791	A1	E	1	G06F-013/24	Based on patent WO 9418627
Designated States (Regional): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE					
US 5530874	A		40	G06F-009/46	
JP 8506674	W		101	G06F-013/24	Based on patent WO 9418627
AU 675501	B			G06F-013/24	Previous Publ. patent AU 9459873 Based on patent WO 9418627
KR 161101	B1			G06F-013/24	
CA 2152392	C	E		G06F-013/24	Based on patent WO 9418627

Abstract (Basic): WO 9418627 A

Indication and interrupt signals generated by a network adapter representing asynchronous events are managed by a host system. The network adapter comprises two mask logic systems for selectively **disabling** the indication signals from being stored in two memory locations by the host writing to mask registers. In this way two levels of status information are created.

The first memory location may be read from the host in order to determine whether a network **event occurred** during an interrupt **service** routine, while an interrupt generates an interrupt signal to the host responsive to the value in the second memory location. A third level of **control** is provided by an internal counter which allows for automatic enabling and **disabling** of a **number** of indications and interrupts.

ADVANTAGE - Host system is provided with ability to select which interrupts and which indication signals of asynchronous events will be generated to host at given time.

Dwg.12/29

Title Terms: NETWORK; ADAPT; HOST; INTERRUPT; INDICATE; MANAGEMENT; MASK; LOGIC; SYSTEM; SELECT; **DISABLE**; INTERRUPT; INDICATE; SIGNAL; STORAGE; LOCATE; SAVE; STATUS; INFORMATION

Derwent Class: T01

International Patent Class (Main): **G06F-009/46** ; **G06F-013/24**

International Patent Class (Additional): **G06F-013/00**

File Segment: EPI

13/5/8 (Item 8 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

009804980 **Image available**

WPI Acc No: 1994-084835/199411

XPX Acc No: N94-066413

Multi-users timer for supervising large number of events - having each event corresp. to timer control block storing in its time flag indication of if block chained or unchained, running or stop

Patent Assignee: INT BUSINESS MACHINES CORP (IBMC)

Inventor: BASSO C; CALVIGNAC J; PHAM T T; RHEINART C

Number of Countries: 004 Number of Patents: 002

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 586768	A1	19940316	EP 92480130	A	19920911	199411 B
US 5491815	A	19960213	US 93120112	A	19930910	199612

Priority Applications (No Type Date): EP 92480130 A 19920911

Cited Patents: 03Jnl.Ref; EP 355243

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
EP 586768	A1	E	17	G06F-009/46	
Designated States (Regional): DE FR GB					
US 5491815	A		16	G06F-001/04	

Abstract (Basic): EP 586768 A

The timer controller method involves providing a cyclic device having several memory locations which are sequentially addressed by an addressing device at regular time intervals. In response to a START operation issued by a user, computing an address of a location in the cyclic device, inserting the timer control block in a chain of timer control blocks associated to events which expire at the same time. Then, updating the flag state field of the time flag to the state of running to indicate that the timer is active and the flag chain field of the time flag. Then, storing the time out value in the timer control block of the corresp. event, and updating the time stamp to the current time.

A **STOP** operation updates the flag state in the time flag field. At each regular time interval, successively reads each timer control block chained to the storing location. Unchaining the timer control block if its flag state is **STOP**. Otherwise, computing the new time out value according to the current time.

ADVANTAGE - Efficient and simple supervision using a large number of timers.

Dwg.2/7

Title Terms: MULTI; USER; TIME; SUPERVISION; NUMBER; EVENT; EVENT; CORRESPOND; TIME; CONTROL; BLOCK; STORAGE; TIME; FLAG; INDICATE; BLOCK; CHAIN; RUN; **STOP**

Derwent Class: T01; W01

International Patent Class (Main): **G06F-001/04** ; **G06F-009/46**

International Patent Class (Additional): H04L-029/06

File Segment: EPI

13/5/9 (Item 9 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

009366674 **Image available**

WPI Acc No: 1993-060153/199308

XRPX Acc No: N93-045935

Dynamically established event monitoring computer event management system
- creates monitors without stopping or relinking computer, transfers and
stores event signals to event monitor with capability to hold events
until monitor created if initially absent

Patent Assignee: INT BUSINESS MACHINES CORP (IBMC)

Inventor: RECORD S E; SCHULTZ S S; SHEPHERD A M; SHULTZ S S

Number of Countries: 004 Number of Patents: 003

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 528220	A2	19930224	EP 92112918	A	19920729	199308 B
US 5355484	A	19941011	US 91744627	A	19910812	199440
EP 528220	A3	19951025	EP 92112918	A	19920729	199617

Priority Applications (No Type Date): US 91744627 A 19910812

Cited Patents: No-SR.Pub; 2.Jnl.Ref; EP 201065; WO 9103017

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

EP 528220 A2 E 55 G06F-011/30

Designated States (Regional): DE FR GB

US 5355484 A 44 G06F-011/30

EP 528220 A3 G06F-011/30

Abstract (Basic): EP 528220 A

The system provides an application program which defines an **event** monitor which is signalled by an **event** manager when an **event** occurs and stores the **event** signal. The **event** monitor can notify an **event** handler which can access the stored **event** signals.

The event handler can be defined and established dynamically during operation of the computer without stopping or relinking the system. If the event monitor is absent the event signals are stored and transferred to a created event monitor.

USE/ADVANTAGE - Event management services within computer system. Operates in efficient and optimum manner. Monitors trace events in real time.

Dwg.1/19

Title Terms: DYNAMIC; ESTABLISH; EVENT; MONITOR; COMPUTER; EVENT;

MANAGEMENT; SYSTEM; MONITOR; **STOP** ; COMPUTER; TRANSFER; STORAGE; EVENT;

SIGNAL; EVENT; MONITOR; CAPABLE; HOLD; EVENT; MONITOR; INITIAL; ABSENCE

Derwent Class: T01

International Patent Class (Main): **G06F-011/30**

File Segment: EPI

13/5/10 (Item 10 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

009240293 **Image available**

WPI Acc No: 1992-367711/199245

Related WPI Acc No: 1996-478648; 1996-478649; 1996-487328

XRPX Acc No: N92-280316

Determination of number of car passengers for elevator control - by asserting weight signal indicative of passenger weight generating fuzzy logic sets and estimating degree of membership according to occurrence

Patent Assignee: OTIS ELEVATOR CO (OTIS)

Inventor: SIRAG D J; WEISSER P T

Number of Countries: 007 Number of Patents: 021

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 511904	A2	19921104	EP 92401170	A	19920423	199245 B
AU 9211159	A	19921105	AU 9211159	A	19920221	199252
ZA 9201474	A	19921125	ZA 921474	A	19920227	199302
CA 2062646	A	19921030	CA 2062646	A	19920311	199303
US 5243155	A	19930907	US 91693177	A	19910429	199337
			US 92879531	A	19920504	
US 5248860	A	19930928	US 91693178	A	19910429	199340
			US 92879530	A	19920504	
US 5252789	A	19931012	US 91693169	A	19910429	199342
			US 92879558	A	19920504	
US 5260526	A	19931109	US 91693179	A	19910429	199346
			US 92876816	A	19920429	
US 5260527	A	19931109	US 91693181	A	19910429	199346

			US 92879528	A	19920504	
EP 511904	A3	19930609				199404
AU 645882	B	19940127	AU 9211159	A	19920221	199410
AU 9351864	A	19940127	AU 9211159	A	19920221	199410
			AU 9351864	A	19931123	
AU 9351866	A	19940127	AU 9211159	A	19920221	199410
			AU 9351866	A	19931123	
AU 9351868	A	19940127	AU 9211159	A	19920221	199410
			AU 9351868	A	19931123	
AU 9351871	A	19940127	AU 9211159	A	19920221	199410
			AU 9351871	A	19931123	
AU 656490	B	19950202	AU 9211159	A	19920221	199513
			AU 9351871	A	19931123	
AU 658776	B	19950427	AU 9211159	A	19920221	199525
			AU 9351866	A	19931123	
AU 658777	B	19950427	AU 9211159	A	19920221	199525
			AU 9351868	A	19931123	
AU 667138	B	19960307	AU 9211159	A	19920221	199617
			AU 9351864	A	19931123	
EP 511904	B1	19970604	EP 92401170	A	19920423	199727
DE 69220142	E	19970710	DE 620142	A	19920423	199733
			EP 92401170	A	19920423	

Priority Applications (No Type Date): US 91693181 A 19910429; US 91693169 A 19910429; US 91693177 A 19910429; US 91693178 A 19910429; US 91693179 A 19910429; US 92879531 A 19920504; US 92879530 A 19920504; US 92879558 A 19920504; US 92876816 A 19920429; US 92879528 A 19920504

Cited Patents: No-SR.Pub; 1.Jnl.Ref; DE 2459887; EP 348152; EP 385811; EP 427992; GB 2195792; GB 2215488; GB 2235311; GB 2245998; JP 1261176; US 3999631; US 4802557; JP 1261176

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
EP 511904	A2	E	30	B66B-001/20	
Designated States (Regional): DE FR GB					
ZA 9201474	A		60	B66B-000/00	
US 5243155	A		27	B66B-001/20	Cont of application US 91693177
US 5248860	A		25	B66B-001/18	Cont of application US 91693178
US 5252789	A		26	B66B-001/20	Cont of application US 91693169
US 5260526	A		25	B66B-001/18	Cont of application US 91693179
US 5260527	A		25	B66B-003/00	Cont of application US 91693181
AU 645882	B			G05B-013/02	Previous Publ. patent AU 9211159
AU 9351864	A			G05B-013/02	Div ex application AU 9211159
AU 9351866	A			G05B-013/02	Div ex application AU 9211159
AU 9351868	A			G05B-013/02	Div ex application AU 9211159
AU 9351871	A			G05B-013/02	Div ex application AU 9211159
AU 656490	B			G05B-013/02	Div ex application AU 9211159
					Previous Publ. patent AU 9351871
AU 658776	B			G05B-013/02	Div ex application AU 9211159
					Previous Publ. patent AU 9351866
AU 658777	B			G05B-013/02	Div ex application AU 9211159
					Previous Publ. patent AU 9351868
AU 667138	B			G05B-013/02	Div ex application AU 9211159
					Previous Publ. patent AU 9351864
EP 511904	B1	E	30	B66B-001/20	
Designated States (Regional): DE FR GB					
DE 69220142	E			B66B-001/20	Based on patent EP 511904
AU 9211159	A			G05B-013/02	
CA 2062646	A			B66B-001/00	

Abstract (Basic): EP 511904 A

The method involves asserting a weight signal which is indicative

passenger weight and providing multiple observed weight fuzzy logice sets each corresp. to a particular number of passengers. For each set, the degree of membership of each term corresp. to the frequency of occurrence of a particular valve for the magnitude of the weight signal.

A fuzzy logic set is formed where the degree of membership of the term equals that of an observed set. Each passenger count fuzzy set is defuzzified to produce a single crisp valve for the passenger count. The defuzzification is performed by setting the crisp valve equal to the basis element of the term of the passenger count fuzzy set having the highest degree of membership.

ADVANTAGE - May be used irrespective of the mechanism used to set or change customer preferences, physical design of elevator system, processes used to carry out elevator dispatch, or electronic hardware used.

Dwg. 1/15

Title Terms: DETERMINE; NUMBER; CAR; PASSENGER; ELEVATOR; CONTROL; WEIGHT; SIGNAL; INDICATE; PASSENGER; WEIGHT; GENERATE; FUZZ; LOGIC; SET; ESTIMATE ; DEGREE; MEMBER; ACCORD; OCCUR

Derwent Class: Q38; T01; T06; X25

International Patent Class (Main): B66B-000/00; B66B-001/00; B66B-001/18; B66B-001/20; B66B-003/00; G05B-013/02

International Patent Class (Additional): B66B-001/34; G01G-000/00;

G05D-000/00; **G06F-015/48**

File Segment: EPI; EngPI

13/5/11 (Item 11 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

008262276

WPI Acc No: 1990-149277/199020

XRAM Acc No: C90-065323

Automatic operation system for injection moulding machines - controls machine through start-up, purging, moulding and restart after abnormal conditions have been detected

Patent Assignee: TOSHIBA MACHINE CO LTD (TOSI)

Inventor: BANZAI H; HOSOYA T; SHIRAI K; TANAKA H

Number of Countries: 006 Number of Patents: 008

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 368301	A	19900516	EP 89120744	A	19891109	199020 B
JP 2128823	A	19900517	JP 88281363	A	19881109	199026
US 5062053	A	19911029	US 89433049	A	19891107	199146
EP 368301	B1	19940601	EP 89120744	A	19891109	199421
DE 68915697	E	19940707	DE 615697	A	19891109	199427
			EP 89120744	A	19891109	
ES 2052864	T3	19940716	EP 89120744	A	19891109	199430
JP 2593533	B2	19970326	JP 88281363	A	19881109	199717
KR 9613064	B1	19960930	KR 8916233	A	19891109	199927

Priority Applications (No Type Date): JP 88281363 A 19881109

Cited Patents: 5.Jnl.Ref; A3...9127; EP 288573; JP 2134225; JP 57103829; JP 62189131; JP 63135222; JP 63135224; NoSR.Pub; US 3574896

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
-----------	------	-----	----	----------	--------------

EP 368301	A		12		
-----------	---	--	----	--	--

Designated States (Regional): DE ES GB

US 5062053	A		11		
------------	---	--	----	--	--

EP 368301	B1 E		4	B29C-045/76	
-----------	------	--	---	-------------	--

Designated States (Regional): DE ES GB

DE 68915697	E			B29C-045/76	Based on patent EP 368301
-------------	---	--	--	-------------	---------------------------

ES 2052864 T3 B29C-045/76 Based on patent EP 368301
 JP 2593533 B2 11 B29C-045/76 Previous Publ. patent JP 2128823
 KR 9613064 B1 B29C-045/82

Abstract (Basic): EP 368301 A

Automatic **operation** system for an injection moulding machine is described, in which pre-moulding operations are also automated in addition to the usual moulding cycle **control**. Means are provided for: (a) detecting initialization temperatures for mould, barrel etc. (b) setting the start-up conditions (c) setting conditions for the commencement of moulding (d) counting the **number** of moulding cycles (e) detecting abnormal conditions.

An automatic control unit is also provided to judge when the initialisation settings have been achieved, to generate control signals, to generate a **stop** signal when an abnormal condition is detected and to count the time elapsed following the abnormal condition in order to attempt a re-start if desirable.

ADVANTAGE - Allows automatic control to be extended to include start-up, heating and purging as well as allowing periods of interruption and restart if the conditions so demand. (12pp Dwg.No.0/7

Title Terms: AUTOMATIC; OPERATE; SYSTEM; INJECTION; MOULD; MACHINE; CONTROL; MACHINE; THROUGH; START; UP; PURGE; MOULD; RESTART; AFTER; ABNORMAL; CONDITION; DETECT

Derwent Class: A32

International Patent Class (Main): B29C-045/76; B29C-045/82

International Patent Class (Additional): **G06F-015/46**

File Segment: CPI

13/5/12 (Item 12 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

007658699 **Image available**

WPI Acc No: 1988-292631/198841

XPX Acc No: N88-222111

Train carriage control and monitoring system - has computer detecting errors between commanded and actual operating conditions and deactivating associated propulsion system

Patent Assignee: WESTINGHOUSE ELECTRIC CORP (WESE)

Inventor: DIMASI F J; SCHMITZ W E

Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
US 4774669	A	19880927	US 87876157	A	19870619	198841 B

Priority Applications (No Type Date): US 86876157 A 19860619; US 87876157 A 19870619

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
US 4774669	A		18		

Abstract (Basic): US 4774669 A

The **control** and monitoring system is provided for a train having a **number** of cars each having a propulsion system. The **control** includes a microcomputer which responds to a **number** of input signals and generates **control** outputs for **operating** controlled devices in the associated car propulsion system. The computer is **operated** to detect errors between commanded and actual **operating** conditions for preselected controlled devices or system parameters and to **deactivate**

the associated propulsion system for any car in which a discrepancy has been detected. All of the controlled devices are put in a safe condition and any train line signals normally **used** to **control** the propulsion system are ignored.

The operator may reset any **deactivated** propulsion control to reactivate the associated car propulsion system. The operator resetting control for the **deactivated** propulsion control is **disabled** under predetermined error **conditions**. A supervisor control resets any **deactivated** propulsion control to reactive the associated car propulsion system where the operator resetting control has been **disabled** for that system. Good behaviour of a car is employed to modify the **conditions** under which lockout of operator reset **occurs**.

ADVANTAGE - Improved operating safety and better maintenance support

Title Terms: TRAIN; CARRIAGE; CONTROL; MONITOR; SYSTEM; COMPUTER; DETECT; ERROR; COMMAND; ACTUAL; OPERATE; CONDITION; **DEACTIVATE**; ASSOCIATE; PROPEL; SYSTEM

Derwent Class: T06; X23

International Patent Class (Additional): **G06F-003/02**; **G06F-011/00**

File Segment: EPI

13/5/13 (Item 13 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

007353057

WPI Acc No: 1987-350063/198750

XPX Acc No: N87-262429

Programmable controller for elevator system - has applications program formed of blocks of statements and program loops corresponding to state diagrams and each including one block

Patent Assignee: FISHER & PAYKEL LTD (FISH-N)

Inventor: STUELD D B; WARD D; STEWARD D B

Number of Countries: 018 Number of Patents: 010

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
EP 249384	A	19871216	EP 87304882	A	19870602	198750 B
AU 8773733	A	19871210				198805
US 4802116	A	19890131	US 8757786	A	19870603	198907
CN 8705339	A	19880302				198916
CA 1290065	C	19911001				199146
KR 9306222	B1	19930709	KR 875621	A	19870603	199426
CN 1024954	C	19940608	CN 87105339	A	19870603	199530
EP 249384	B1	19960221	EP 87304882	A	19870602	199612
DE 3751713	G	19960328	DE 3751713	A	19870602	199618
			EP 87304882	A	19870602	
ES 2083354	T3	19960416	EP 87304882	A	19870602	199623

Priority Applications (No Type Date): NZ 218742 A 19861222; NZ 216384 A 19860603

Cited Patents: A3...8949; No-SR.Pub; US 4215396; US 4449180; US 4488258; US 4562529

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
EP 249384	A	E	190		

Designated States (Regional): AT BE CH DE ES FR GB GR IT LI LU NL SE

US 4802116	A	59
------------	---	----

EP 249384	B1	E	15	G05B-019/04
-----------	----	---	----	-------------

Designated States (Regional): AT BE CH DE ES FR GB GR IT LI LU NL SE
 DE 3751713 G G05B-019/04 Based on patent EP 249384
 ES 2083354 T3 G05B-019/04 Based on patent EP 249384
 KR 9306222 B1 G06F-009/00
 CN 1024954 C G05B-019/04

Abstract (Basic): EP 249384 A

The controller (10) is arranged for emulating one or more state diagrams and to **control operating** states of one or more machine or process. It performs an applications-program made up of a **number** of blocks of statements. Each block of statements when it is executed is a program state which defines an internal **control** or state corresponding to one of the **operating conditions** of the machine or process. Each block defines the next block of statements of which one may replace the existing block as the active block if predetermined transition **conditions** are **satisfied**.

A task table (68) enables the controller to execute several active program loops asynchronously and determines the sequence of execution of the active program loops. A trace table (72) stores a temporary history of the activity of the applications program. A debugging monitor (74) enables the user to trace easily errors in the applications program.

1/18

Title Terms: PROGRAM; CONTROL; ELEVATOR; SYSTEM; APPLY; PROGRAM; FORMING; BLOCK; STATEMENT; PROGRAM; LOOP; CORRESPOND; STATE; DIAGRAM; ONE; BLOCK
 Derwent Class: T06; X25
 International Patent Class (Main): G05B-019/04
 International Patent Class (Additional): G05B-019/05; G05D-019/02;
G06F-001/00 ; G06F-009/40
 File Segment: EPI

13/5/14 (Item 14 from file: 350)

DIALOG(R)File 350:Derwent WPIX
 (c) 2006 Thomson Derwent. All rts. reserv.

004735626

WPI Acc No: 1986-238968/198636

XRPX Acc No: N86-178435

Control system for electronic device cooling system - has temperature sensor to detect defects of fans and controlling circuit to maintain temperature in abnormal cases

Patent Assignee: FUJITSU LTD (FUJIT); TAKEMAE M (TAKE-I)

Inventor: OKADA T; TAKEMAE M; YAMAMOTO H

Number of Countries: 012 Number of Patents: 009

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 8605013	A	19860828	WO 86JP58	A	19860212	198636 B
AU 8655191	A	19860910				198649
EP 214297	A	19870318	EP 86901482	A	19860212	198711
BR 8605487	A	19870505				198724
US 4756473	A	19880712	US 86928206	A	19861016	198830
KR 9006285	B	19900827				199144
EP 214297	B1	19920909	EP 86901482	A	19860212	199237
			WO 86JP58	A	19860212	
DE 3686685	G	19921015	DE 3686685	A	19860212	199243
			EP 86901482	A	19860212	
			WO 86JP58	A	19860212	
EP 214297	A4	19890503	EP 86901482	A	19860212	199348

Priority Applications (No Type Date): JP 8535053 A 19850222
Cited Patents: 1.Jnl.Ref; JP 57064830; DE 2455030; DE 3317871; US 4479115
Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
WO 8605013	A	J	12		
Designated States (National): AU BR KR US					
Designated States (Regional): CH DE FR GB IT NL SE					
EP 214297	A	E			
Designated States (Regional): CH DE FR GB IT LI NL SE					
EP 214297	B1	E	10	G06F-001/00	Based on patent WO 8605013
Designated States (Regional): CH DE FR GB IT LI NL SE					
DE 3686685	G			G06F-001/00	Based on patent EP 214297
Based on patent WO 8605013					

Abstract (Basic): WO 8605013 A

The system consists of a device to be cooled, cooling fans, air flow sensors, an abnormal **condition** detector circuit (4), a monitor board, a delay circuit (6), a power source **control** circuit, a temp. sensor, a temp. monitoring circuit (11), a cooling power controlling circuit (12) and a defect discriminating circuit (41). In normal cases, the **number** of revolutions of the cooling fans are kept min. to maintain the required temp. of the device. When a defect **occurs** to some of the fans, it is detected in terms of the temp. and the air flow, and the cooling power controlling circuit (12) gives the max. **number** revolutions to all the undefected fans to maintain the device's **operation**. Yet if the defect is too much to be compensated, the discriminating circuit (41) decides to **stop** the whole **operation** of the device with a time delay (6).

USE - For air or water cooling of large computers

Title Terms: CONTROL; SYSTEM; ELECTRONIC; DEVICE; COOLING; SYSTEM;
TEMPERATURE; SENSE; DETECT; DEFECT; FAN; CONTROL; CIRCUIT; MAINTAIN;
TEMPERATURE; ABNORMAL; CASE

Derwent Class: Q74; T01; V04

International Patent Class (Main): **G06F-001/00**

International Patent Class (Additional): F24F-007/00

File Segment: EPI; EngPI

13/5/15 (Item 15 from file: 350)

DIALOG(R)File 350:Derwent WPIX

(c) 2006 Thomson Derwent. All rts. reserv.

004337270

WPI Acc No: 1985-164148/198527

XRPX Acc No: N85-123577

Digital computing microprogram control unit - has operation code register taken to first microcommand address former and across code to number of command converter to counter

Patent Assignee: KHARCHENKO V S (KHAR-I)

Inventor: TIMONNIV G I; TKACHENKO S N

Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
SU 1130865	A	19841223	SU 3617732	A	19830930	198527 B

Priority Applications (No Type Date): SU 3647732 A 19830930; SU 3617732 A 19830930

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
SU 1130865	A		11		

Abstract (Basic): SU 1130865 A

The unit executes composite instructions by software-controlled branching between instructions, with the next **operation** code written in the address field of the last micro-instruction of the current microprogramme, and checks composite instructions by adding the check characters written in the free logic **condition** fields of the last microprogramme micro-instructions. Of the new components, register (3) is **used** to enter and store the **operation** code, while register (6) checks the **control** characters by modulo addition. The counter (2) counts the **number** of elementary instructions which together form a composite instruction, while the former **uses** the **operation** code to form the first micro-instruction address. The converter forms the code of the **number** of elementary instructions executed by the unit in response to a given **operation** code. AND-gates unit (16) **controls** the transfer of the logic **condition** code to be checked into the multiplexer (9) during conditional branching; AND-gate (14) forms an interrupt signal in case of error or fault, while AND-gate (15) forms check register **control** signals and elementary instruction counting pulses. The NAND-gate (17) forms an error signal when the check register code is other than zero, the OR-gate (19) forms a **stop** signal when a fault has **occurred** and when the micro-instruction register has completed its **operation** and finally the NOR-gate (8) forms an address switch **control** signal as well as an enabling signal which writes the code of the **number** of elementary instructions into the counter.

USE/ADVANTAGE - For microprogramme controlled equipment design for computing systems. Ability to execute composite instructions and to check their implementation is the distinguishing feature of the proposed unit. Bul.47/ 23.12.84 (11pp Dwg.No.1/2

Title Terms: DIGITAL; COMPUTATION; MICROPROGRAM; **CONTROL** ; UNIT; **OPERATE** ; CODE; REGISTER; FIRST; ADDRESS; FORMER; CODE; **NUMBER** ; COMMAND; CONVERTER; COUNTER

Derwent Class: T01

International Patent Class (Additional): **G06F-009/22** ; **G06F-011/00**

File Segment: EPI

13/5/16 (Item 1 from file: 347)

DIALOG(R)File 347:JAPIO

(c) 2006 JPO & JAPIO. All rts. reserv.

06707576 **Image available**

RESET COUNTING PROCESS SYSTEM FOR PROCESS SYSTEM

PUB. NO.: 2000-293408 [JP 2000293408 A]

PUBLISHED: October 20, 2000 (20001020)

INVENTOR(s): TANAKA HIROMITSU

APPLICANT(s): MEIDENSHA CORP

APPL. NO.: 11-100835 [JP 99100835]

FILED: April 08, 1999 (19990408)

INTL CLASS: **G06F-011/34** ; **G06F-001/24** ; **G06F-011/00** ; **G06F-011/10**

ABSTRACT

PROBLEM TO BE SOLVED: To eliminate a wrong **stop** of a **function** module even in a reset count process by a memory **using** an SRAM by performing the reset count process by **using** a code by which the generation of 'trash data' can be confirmed.

SOLUTION: When the **function** module is in **operation** (S11), it is checked whether the individual values of the SRAM are set under the **condition** of a C2 code (S12) and when the **condition** is met, an upper- **limit** value N is set in a counter according to the contents of the SRAM (S13); and it is checked whether the counter value is set under the **condition** of C2 (S14). Then a reset count **number** is referred to in a constant cycle T (S2) and a normal **operation** (S3) is conducted (S15); if abnormality **occurs**, the address of the SRAM is updated by one, the data in the resultant address is set as a count value (S17), and the **function** module is temporarily reset (S18). When the **condition** of C2 is not met and when the reset count **number** exceeds the upper- **limit** value N, the **function** module is stopped (S19).

COPYRIGHT: (C)2000,JPO

13/5/17 (Item 2 from file: 347)

DIALOG(R)File 347:JAPIO

(c) 2006 JPO & JAPIO. All rts. reserv.

06471385 **Image available**
USER INTERFACE DEVICE

PUB. NO.: 2000-056960 [JP 2000056960 A]
PUBLISHED: February 25, 2000 (20000225)
INVENTOR(s): SATO FUMIHIKO
APPLICANT(s): RICOH CO LTD
APPL. NO.: 10-229037 [JP 98229037]
FILED: August 13, 1998 (19980813)
INTL CLASS: G06F-009/06

ABSTRACT

PROBLEM TO BE SOLVED: To make it easy to reuse a software component by constituting a menu flow component and an **operation** component as independent components which **operate** cooperatively.

SOLUTION: When the system is initialized, View-Spec 101 is predetermined and according to the **number** of menus constituting the menu components and the transition structure among the menus, objects **Operation** -Flow 102, Menu 103, Widget 104, and Transition 105 are generated and related. When a key **event** by user **operation** **occurs**, an object Widget- **Control** 106 instructs one of Select- **Control** 107, Input- **Control** 108, **Cancel** - **Control** 109, and Decision- **Control** 110 to **operate** for input, **cancel**, or decision **operation** and mutually cooperate with the menu flow component.

COPYRIGHT: (C)2000,JPO

13/5/18 (Item 3 from file: 347)

DIALOG(R)File 347:JAPIO

(c) 2006 JPO & JAPIO. All rts. reserv.

04531990 **Image available**
METHOD FOR TEMPORARILY STOPPING MONITOR SCREEN OF PROGRAMMING DEVICE

PUB. NO.: 06-175890 [JP 6175890 A]
PUBLISHED: June 24, 1994 (19940624)
INVENTOR(s): YAMASHITA MASA AKI

APPLICANT(s): FUJI ELECTRIC CO LTD [000523] (A Japanese Company or Corporation), JP (Japan)
APPL. NO.: 04-326696 [JP 92326696]
FILED: December 07, 1992 (19921207)
INTL CLASS: [5] **G06F-011/32 ; G06F-003/14**
JAPIO CLASS: 45.1 (INFORMATION PROCESSING -- Arithmetic Sequence Units);
45.3 (INFORMATION PROCESSING -- Input Output Units)
JOURNAL: Section: P, Section No. 1806, Vol. 18, No. 516, Pg. 35,
September 28, 1994 (19940928)

ABSTRACT

PURPOSE: To shorten response time concerning to the temporary **stop** of a monitor picture by previously deciding a specific arithmetic operation expression, performing the calculation of the arithmetic operation expression at the time of executing monitor, discriminating whether the calculated result becomes a specific value or not and deciding whether the monitor picture can be temporarily stopped or not.

CONSTITUTION: An **operation** instruction for a CPU 10 or a character string constituting a sequence instruction and a comment at the time of preparing a sequence program is inputted from a keyboard 12 and as the information, the **trigger condition** of a specific device is inputted. The CPU 10 **controls** the operations of an entire device and executes sequence program preparation processing and monitor picture display processing. When the **trigger condition** is decided, the change state of the specific device corresponding to the **condition** is determined and the arithmetic **operation** expression is **used** for detecting the combination of the **trigger conditions** with change states. Since the **operation** processing **using** the arithmetic **operation** expression has less **number** of processing steps in comparison with comparison processing, discriminating time of the **trigger condition** is shortened.

13/5/19 (Item 4 from file: 347)

DIALOG(R) File 347:JAPIO

(c) 2006 JPO & JAPIO. All rts. reserv.

03606757 **Image available**

COMMUNICATION CONTROL SYSTEM

PUB. NO.: 03-269657 [JP 3269657 A]
PUBLISHED: December 02, 1991 (19911202)
INVENTOR(s): MIYAZAKI MASAHIRO
APPLICANT(s): NEC CORP [000423] (A Japanese Company or Corporation), JP
(Japan)
APPL. NO.: 02-071699 [JP 9071699]
FILED: March 19, 1990 (19900319)
INTL CLASS: [5] **G06F-013/00**
JAPIO CLASS: 45.2 (INFORMATION PROCESSING -- Memory Units)
JOURNAL: Section: P, Section No. 1319, Vol. 16, No. 85, Pg. 114,
February 28, 1992 (19920228)

ABSTRACT

PURPOSE: To improve the dynamic step property by changing dynamically the rate between the number of work areas undergoing the residence control via a timer **event** and the number of buses at the next timer **event** and securing or **canceling** the work areas via a memory controller when the overs/shorts of work areas **occur** .

CONSTITUTION: A memory controller 5 decides the **number** of resident work

areas in response to the **number** of communication buses at generation of buses. If the **number** of work areas is short, the controller 5 secures the work areas via a system and applies the chain **control** to these areas as the unused areas. When a communication request is received from a user, it is decided whether the **number** Nu of working work areas is equal to 0 or not. If the unused work areas are available, they are chained to each other and **used**. If no unused work area is available, a work area is secured via the controller 5. Thus the **number** Nw of resident work areas is secured. The rate between the **number** of buses and the Nu varies in accordance with the communication state and therefore the rate between the **number** of buses and the **number** of work areas undergoing the residence **control** via a timer event 1a is dynamically changed at the next event together with estimation of the necessary work areas. Thus the work areas are secured or **canceled** to the controller 5 at occurrence of the overs/shorts of work areas.

13/5/20 (Item 5 from file: 347)

DIALOG(R)File 347:JAPIO

(c) 2006 JPO & JAPIO. All rts. reserv.

02888167 **Image available**
PRODUCTION INFORMATION CONTROL SYSTEM

PUB. NO.: 01-185767 [JP 1185767 A]
PUBLISHED: July 25, 1989 (19890725)
INVENTOR(s): UEKI TOSHINORI
APPLICANT(s): HITACHI METALS LTD [000508] (A Japanese Company or Corporation), JP (Japan)
APPL. NO.: 63-009935 [JP 889935]
FILED: January 20, 1988 (19880120)
INTL CLASS: [4] **G06F-015/21** ; B23Q-041/08; G05B-015/02
JAPIO CLASS: 45.4 (INFORMATION PROCESSING -- Computer Applications); 22.3 (MACHINERY -- Control & Regulation); 25.2 (MACHINE TOOLS -- Cutting & Grinding)
JOURNAL: Section: P, Section No. 950, Vol. 13, No. 475, Pg. 20, October 27, 1989 (19891027)

ABSTRACT

PURPOSE: To abolish a job card, to instantaneously grasp inventory information, to grasp production conditions and to control an operation rate by using terminal personal computers surrounded by means and a host computer.

CONSTITUTION: The host computer 13 transmits a program to a terminal equipment 1a. The terminal equipment 1a which has received the program displays molding results on a CRT1b. When defectives **occur**, a defective registration switch is depressed, and the **number** of the defectives is inputted. When respective molding machines are stopped, a **stop** factor is selected from the item of the **stop** factors in the terminal equipment and a switch is depressed. Next, a time until the **operation** starting time of the molding machine is counted and it is transmitted in additional at the time of transmitting the results to the host computer 13. The host computer 13 which has received the results information from the terminal equipment 1a displays the **operation conditions** and the output prediction of respective molding machines on a CRT13a. Thus, the working results can automatically be collected and the working voucher can be abolished, whereby inventory can instantaneously be grasped. Furthermore, production **conditions** can be grasped and **operation control** is attained.

13/5/21 (Item 6 from file: 347)
DIALOG(R)File 347:JAPIO
(c) 2006 JPO & JAPIO. All rts. reserv.

02769143 **Image available**
DIAGNOSING DEVICE FOR DATA PROCESSOR

PUB. NO.: 01-066743 [JP 1066743 A]
PUBLISHED: March 13, 1989 (19890313)
INVENTOR(s): SUEOKA MAMORU
 NAKANO YOSHIHIRO
 MORIOKA TAKAYUKI
 MIYAZAKI YOSHIHIRO
 NITTA HIROSHI
 ISHIHARA TOSHIO
APPLICANT(s): HITACHI LTD [000510] (A Japanese Company or Corporation), JP
 (Japan)
APPL. NO.: 62-223099 [JP 87223099]
FILED: September 08, 1987 (19870908)
INTL CLASS: [4] **G06F-011/22**
JAPIO CLASS: 45.1 (INFORMATION PROCESSING -- Arithmetic Sequence Units)
JOURNAL: Section: P, Section No. 891, Vol. 13, No. 279, Pg. 3, June
 27, 1989 (19890627)

ABSTRACT

PURPOSE: To analyze a trouble by counting the clocks applied to a data processor to fix the state of the processor at the set count value and reading said fixed state for check.

CONSTITUTION: A clock **control** circuit 24 distributes the output of a clock generator 3 to a data processor including a data processor logic circuit 10. Then an optional **trigger condition** flag is set at a **trigger** flag circuit 5 together with the desired **number** of clocks set at a clock **stop** register 6 respectively in the circuit 24. Then a counter 4 is started when the coincidence is obtained between a **trigger** signal 112, etc., of a **service** processor 2 and the **condition** flag of the circuit 5. A comparator 7 compares the count value of the counter 4 with the set value of the register 6. When the coincidence is obtained between both values, the input is inhibited to a clock distributing circuit 9 from the generator 3. Then the distribution of clocks is inhibited to the circuit 10.

13/5/22 (Item 7 from file: 347)
DIALOG(R)File 347:JAPIO
(c) 2006 JPO & JAPIO. All rts. reserv.

02315169 **Image available**
AUTOMATIC TRANSACTION CONTROL SYSTEM

PUB. NO.: 62-232069 [JP 62232069 A]
PUBLISHED: October 12, 1987 (19871012)
INVENTOR(s): TSUMURA KAZUHIKO
 TAKEUCHI MASAHIRO
APPLICANT(s): OKI ELECTRIC IND CO LTD [000029] (A Japanese Company or
 Corporation), JP (Japan)
APPL. NO.: 61-074286 [JP 8674286]
FILED: April 02, 1986 (19860402)
INTL CLASS: [4] **G06F-015/30 ; G06F-015/20 ; G07D-009/00**

JAPIO CLASS: 45.4 (INFORMATION PROCESSING -- Computer Applications); 29.4
(PRECISION INSTRUMENTS -- Business Machines)
JAPIO KEYWORD: R087 (PRECISION MACHINES -- Automatic Banking)
JOURNAL: Section: P, Section No. 683, Vol. 12, No. 100, Pg. 55, April
02, 1988 (19880402)

ABSTRACT

PURPOSE: To prevent preliminarily fault from occurring by calculating the fault prediction information of a component instruments, predicting the occurrence of a fault by comparing the calculation-result with a judgement-condition set beforehand, and alarming it.

CONSTITUTION: Each component instruments **operated** for each transaction, obtains a fault prediction information through a fault prediction information obtaining means 18 incorporated itself, and informs it to a common **control** circuit 16. A **control** device 8 is receives a transmitted information through a transmission/reception circuit 19, calculates the fault prediction information for each component instruments by means of an arithmetic circuit 20, and stores the result. The data of the calculation result is transferred to a judgement circuit 21, where the data is compared with the preliminarily set **condition** which may be, for instance, the **number** of times of retrial beyond (n) times. If a fault is predicted likely to **occur**, the prediction is transferred to a display circuit 22, and at the same time, a command to **stop** the trading services to which the fault-predicted component instruments relate is transmitted to a pertinent automatic fault machine 2.

13/5/23 (Item 8 from file: 347)

DIALOG(R)File 347:JAPIO

(c) 2006 JPO & JAPIO. All rts. reserv.

02037832 **Image available**

PROCESSING COURSE CONTROL SYSTEM OF INFORMATION RETRIEVAL PROCESSING SYSTEM

PUB. NO.: 61-251932 [JP 61251932 A]
PUBLISHED: November 08, 1986 (19861108)
INVENTOR(s): OKUNO MASARU
MUKAI TETSUYA
APPLICANT(s): USAC ELECTRONICS IND CO LTD [366680] (A Japanese Company or Corporation), JP (Japan)
APPL. NO.: 60-093304 [JP 8593304]
FILED: April 30, 1985 (19850430)
INTL CLASS: [4] **G06F-007/28**
JAPIO CLASS: 45.1 (INFORMATION PROCESSING -- Arithmetic Sequence Units);
45.2 (INFORMATION PROCESSING -- Memory Units)
JOURNAL: Section: P, Section No. 562, Vol. 11, No. 103, Pg. 45, April
02, 1987 (19870402)

ABSTRACT

PURPOSE: To improve the use efficiency of a system by reporting momentarily the intermediate result of an executing retrieval processing and indicating the **stop** of the retrieval processing to eliminate a waste of time of the like.

CONSTITUTION: When retrieval is requested form terminals 4 and 6, a host system 1 starts a retrieval course **control** part 7 and starts a retrieval processing part 2 after the initialization processing and causes the processing part 2 to perform the retrieval processing on designated retrieval **conditions** with a data base 3 as the object. An interrupt

circumstance due to a timer 8 is set by the initialization processing of the **control** part 7 so that a timer interrupt **occurs** at intervals of a certain time, and the processing part 2 counts up a counter 9 each time when one data of the retrieval object is extracted. When the interrupt **occurs** by the timer 8, the **control** part 7 stops the **operation** of the processing part 2 and reads out an intermediate **number** of extracted data, which is the current value of the counter 9, to report the course to terminals which request the retrieval.

13/5/24 (Item 9 from file: 347)

DIALOG(R)File 347:JAPIO

(c) 2006 JPO & JAPIO. All rts. reserv.

00701850 **Image available**

LOGIC INFORMATION COLLECTING SYSTEM

PUB. NO.: 56-022150 [JP 56022150 A]

PUBLISHED: March 02, 1981 (19810302)

INVENTOR(s): MATSUZAKI SHIGEHARU

OSHIO KATSUHEI

APPLICANT(s): FUJITSU LTD [000522] (A Japanese Company or Corporation), JP
(Japan)

APPL. NO.: 54-097600 [JP 7997600]

FILED: July 31, 1979 (19790731)

INTL CLASS: [3] **G06F-011/34**

JAPIO CLASS: 45.1 (INFORMATION PROCESSING -- Arithmetic Sequence Units)

JOURNAL: Section: P, Section No. 61, Vol. 05, No. 73, Pg. 105, May 15,
1981 (19810515)

ABSTRACT

PURPOSE: To obtain the necessary check data in the form of the log information and without giving the evil effect to the working of the CPU, by providing both the log information memory means and the control means to the CPU and then controlling these means via other processors.

CONSTITUTION: Plural **numbers** of memory substances are provided at log information memory part 3 of CPU1 in correspondence to plural **numbers** of specified areas. Thus the state of the specified area is always stored in the log way during the working of CPU1. The logic **conditions** is defined as e.g. the fault occurrence, and selection signal 1 is transmitted previously to selection terminal a(sub 0) of **control** part 4 from processor 2. When the fault **occurs** to CPU1 and logic information A showing the fault occurrence is transmitted to input terminal (a) of part 4, AND circuit 5-1 delivers 1. This 1 is then transmitted to memory part 3 via OR circuit 6 to **stop** the storing action of part 3. At the same time, the fault occurrence is reported to processor 2. Thus processor 2 reads the log information storing the fault up to the specified area out of part 3 and via part 4. This information is **used** for the decision data of the fault diagnosis.